CN101667830B - Phase-locked loop frequency synthesizer - Google Patents
Phase-locked loop frequency synthesizer Download PDFInfo
- Publication number
- CN101667830B CN101667830B CN200910303644.7A CN200910303644A CN101667830B CN 101667830 B CN101667830 B CN 101667830B CN 200910303644 A CN200910303644 A CN 200910303644A CN 101667830 B CN101667830 B CN 101667830B
- Authority
- CN
- China
- Prior art keywords
- current source
- phase
- signal
- locked loop
- phase difference
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000001514 detection method Methods 0.000 claims abstract description 42
- 230000003111 delayed effect Effects 0.000 claims description 3
- 238000000034 method Methods 0.000 abstract description 22
- 230000008569 process Effects 0.000 abstract description 12
- 238000010586 diagram Methods 0.000 description 6
- 230000001133 acceleration Effects 0.000 description 5
- 230000008859 change Effects 0.000 description 5
- 238000013461 design Methods 0.000 description 3
- 238000007599 discharging Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000000630 rising effect Effects 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000001052 transient effect Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000014759 maintenance of location Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000001568 sexual effect Effects 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Images
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
The invention provides a phase-locked loop frequency synthesizer comprising a phase detection discriminator and a charge pump, wherein the charge pump comprises an upper power supply and a lower power supply; the phase-locked loop frequency synthesizer also comprises a first extended circuit and a second extended circuit; the first extended circuit provides a trigger signal for the second extended circuit according to the output of the phase detection discriminator; and the second extended circuit provides current together with the upper power supply and the lower power supply under the control of the trigger signal. The phase-locked loop frequency synthesizer broadens the lineal working area by extending the phase detection discriminator/the charge pump, achieves dynamic switch of the charge pump current in a locking process, and accelerates locking process.
Description
Technical field
The present invention relates generally to the transceiver technical field, more specifically, relates to phase-locked loop frequency integrator.
Background technology
Phase-locked loop frequency integrator is a key modules in the transceiver design, and it exports a series of high accuracy frequency signals, for the frequency translation of transceiver provides local oscillation signal.Phase-locked loop frequency integrator structure commonly used as shown in Figure 1, by the phase detection discriminator 101, charge pump 102, loop filter 103, the voltage controlled oscillator 104 that connect successively and be connected to phase detection discriminator 101 inputs and voltage controlled oscillator 104 outputs between frequency divider 105 consist of.
The operation principle of phase-locked loop frequency integrator is: the frequency difference of phase detection discriminator 101 comparator input signals (reference signal) fref and feedback signal fdiv and differing, export a frequency/phase difference signal, when the leading fdiv signal of fref signal, the output U signal, perhaps when the fref signal falls behind the fdiv signal, output D signal, the width of phase difference signal represents the amplitude of two input signal differences here.Charge pump 102 produces the electric charge that is equivalent to phase difference signal of some.Loop filter 103 changes into input charge the control voltage of voltage controlled oscillator 104, and control voltage raises or reduces is to depend on phase difference signal (U or D signal).The frequency of the cycle output signal of voltage controlled oscillator 104 is functions of input voltage.Frequency divider 105 is the modules on the feedback path, can be integer type or fractional-type, and its Main Function provides the feedback factor of loop.
Adopt the phase-locked loop frequency integrator of said structure because theory and technology circuit the most ripe, that designing institute is used is fairly simple, therefore be most widely used, but this structure still has problems all the time.Because the linear working range that phase detection discriminator 101 is limited, when differ by more than ± during 2 π scope, phase detection discriminator 101 can only provide unit gain to charge pump 102, and this causes phase-locked loop that a slow acquisition procedure is arranged so that voltage controlled oscillator 104 can not correctly reduce frequency difference.In order to address this problem, a kind of method is to calculate the number at two input signal edges, the major defect of this method be when differ by more than ± during 2 π, if the edge of two signals occurs simultaneously, the phenomenon of miscount can appear.Another method is to utilize the feature of phase detection discriminator to accelerate locking process, but the method is responsive to loop parameter, is not suitable for various types of phase-locked loops application scenario.
Transceiver has proposed more and more harsher requirement to the locking time of phase-locked loop frequency integrator, and above-mentioned factor has restricted the locking time of conventional phase locked loops frequency synthesizer.Therefore, the frequency synthesizer of development of new structure has just become a very urgent problem with the needs that adapt to quick lock in.
Therefore, need a kind of solution of phase-locked loop frequency integrator, can solve the problem in the above-mentioned correlation technique.
Summary of the invention
In view of this, main purpose of the present invention is to provide a kind of phase-locked loop frequency integrator that enlarges the phase detection discriminator linear working range, to solve the limited and slow acquisition procedure problem that causes of phase detection discriminator linear working range in the conventional phase locked loops frequency synthesizer.
In certain embodiments, described phase-locked loop frequency integrator comprises phase detection discriminator and charge pump, and described charge pump comprises power source and lower power supply, and described phase-locked loop frequency integrator also comprises the first expanded circuit and the second expanded circuit;
Described the first expanded circuit is output as described the second expanded circuit according to described phase detection discriminator triggering signal is provided;
Described the second expanded circuit provides electric current with described power source and lower power supply under the control of triggering signal.
Preferably, described the second expanded circuit comprises:
First current source module in parallel with described power source is used for providing electric current with described power source after triggering; And
Second current source module in parallel with described lower power supply is used for providing electric current with described lower power supply after triggering.
Preferably, described the first current source module and described the second current source module comprise respectively one or more current sources of the parallel connection of equal number.
Preferably, described current source has identical electric current.
Preferably, described the first expanded circuit comprises:
Phase difference signal produces circuit, is used for producing phase difference signal according to the output signal of described phase detection discriminator; And
Delay trigger circuit, its with described phase difference signal as input signal, with and output signal be used for triggering the current source of described the first current module and the current source in described the second current module.
Preferably, when in the described phase difference signal differ width greater than cycle of the reference signal of described phase detection discriminator input signal the time, described delay trigger circuit triggers current source in the first current module and the current source in described the second current module.
Preferably, described delay trigger circuit comprises:
Delay circuit comprises the one or more inverters that are connected in series, and is used for described phase difference signal is delayed time, and is respectively the inverter place of each integral multiple in the cycle of described reference signal in time of delay and exports respectively the phase difference signal of a time-delay;
One or more d type flip flops, respectively with the phase difference signal of each described time-delay as clock signal, and all with described phase difference signal as input signal, its output signal is respectively as the triggering signal of a current source in described the first current module and a current source in described the second current module.
Preferably, the quantity of the current source in the quantity of described d type flip flop and described the first current source module and identical with the quantity of current source in described the second current source module.
Preferably, the quantity of described d type flip flop is below 4.
Preferably, described phase difference signal generation circuit is OR circuit.
Can find out from technique scheme, the present invention has following technique effect:
1, the phase detection discriminator of expansion can effectively enlarge the linear following range of phase detection discriminator, when differing by more than fref during the signal period, the electric current that is injected into loop filter is electric current in the conventional charge pump and the electric current sum in the auxiliary current source, when differing less than fref during the signal period, only the current source of conventional charge pump is injected into loop filter.The electric current that is injected into loop filter is dynamic change, and this has enlarged linear following range, helps to accelerate locking process;
2, the charge pump of expansion can provide different charging or discharging currents to loop filter, and the size of electric current is with differing proportional.When loop-locking, the only current source work of conventional charge pump, other additional current sources is effectively turn-offed, and does not increase additional power consumption;
3, the phase-locked loop frequency integrator among the present invention can carry out flexible configuration according to the application scenario.
Description of drawings
Fig. 1 is the block diagram of conventional phase locked loops frequency synthesizer;
Fig. 2 is the block diagram of the phase-locked loop frequency integrator of one embodiment of the invention;
Fig. 3 is the schematic diagram that the phase-locked loop frequency integrator of one embodiment of the invention is constructed in detail;
Fig. 4 is the structural representation of the delay circuit of the present invention in embodiment illustrated in fig. 3;
Fig. 5 is the delay circuit of the embodiment of the invention and the sequential chart of trigger group;
Fig. 6 is the linear working range curve of the phase detection discriminator/charge pump of one embodiment of the invention;
Fig. 7 is the electrical block diagram of the expansion charge pump of one embodiment of the invention.
Embodiment
Describe embodiments of the invention in detail below in conjunction with accompanying drawing, illustrative examples of the present invention and explanation thereof are used for explaining the present invention, do not consist of improper restriction of the present invention.
Comparison diagram 1 and Fig. 2 can find out, have increased charge pump expanded circuit 204 and phase detection discriminator expanded circuit 202 on the basis of conventional phase locked loops frequency synthesizer according to the phase-locked loop frequency integrator of the embodiment of the invention.Wherein, charge pump expanded circuit 204 comprises: the first current source module, be connected in parallel with power source, and be used for after triggering, providing electric current with power source; And second current source module, be connected in parallel with lower power supply, be used for after triggering, providing electric current with lower power supply.Phase detection discriminator expanded circuit 202 is used for being output as the first current source module and the second current source module provides triggering signal according to phase detection discriminator 101.
Wherein, the first current source module and the second current source module comprise respectively the one or more current sources that are connected in parallel of equal number, and each current source has identical electric current.
Wherein, phase detection discriminator expanded circuit 202 comprises: phase difference signal produces circuit, is used for producing phase difference signal according to the output signal of phase detection discriminator 101; And delay trigger circuit, its with phase difference signal as input signal, with and output signal be used for to trigger the current source of the first current module and the current source in the second current module.
Wherein, when in the phase difference signal differ width greater than cycle of the reference signal of phase detection discriminator 101 input signals the time, delay trigger circuit triggers current source in the first current module and the current source in the second current module.
Wherein, delay trigger circuit comprises: one or more delay circuits, respectively with phase difference signal as input signal, and export separately the phase difference signal of a time-delay after respectively phase difference signal being postponed time of each integral multiple in cycle of reference signal; One or more d type flip flops, respectively with the time-delay phase difference signal as clock signal, and all with phase difference signal as input signal, its output signal is respectively as the triggering signal of current source in the first current module and a current source in the second current module.
Wherein, delay trigger circuit comprises: delay circuit, comprise the one or more inverters that are connected in series, be used for phase difference signal is delayed time, and be respectively the inverter place of each integral multiple in the cycle of reference signal in time of delay and export respectively the phase difference signal of a time-delay; One or more d type flip flops, respectively with the time-delay phase difference signal as clock signal, and all with phase difference signal as input signal, as the triggering signal of current source in the first current module and a current source in the second current module, wherein delay circuit as shown in Figure 4 respectively for its output signal.
Wherein, phase difference signal generation circuit is OR circuit.
Wherein, the quantity of the current source in the quantity of d type flip flop and the first current source module and equate with the quantity of current source in the second current source module, and be below 4.
Can find out, when differing by more than cycle reference signal, the transfer function of phase detection discriminator and charge pump still satisfies linear relationship, and this has accelerated locking process so that the electric current that the gain of phase detection discriminator greater than unit gain, is injected on the loop filter increases.In above-described embodiment, enlarge the linear working range of phase detection discriminator and charge pump, realized the dynamic switching of charge pump charging or discharging current in locking process, thereby accelerated locking process, also had simultaneously the characteristics of low-power consumption and small size.
Fig. 3 illustrates the according to an embodiment of the invention schematic diagram of the detailed structure of phase-locked loop frequency integrator.With reference to Fig. 3, this phase-locked loop frequency integrator is connected in sequence by phase detection discriminator 101 or door 301, delay circuit 302,303 groups on trigger, charge pump 102, loop filter 103, voltage controlled oscillator 104 and frequency divider 105.
The annexation of phase detection discriminator 101, charge pump 102, loop filter 103, voltage controlled oscillator 104 and frequency divider 105 these modules is identical with the conventional phase locked loops frequency synthesizer with operation principle, and the circuit of increase comprises or 303 groups at door 301, delay circuit 302 and trigger.Charge pump 102 has n 1 (n is the natural number greater than 1) group auxiliary current source 304,304 pairs of each auxiliary current source be controlled by 303 groups on trigger output signal S0, S1 ..., Sn-1, switch U and switch D are controlled by the output of phase detection discriminator 101, an end and the current source of switch U and switch D link together, and the other end links together as the input of loop filter 103.Frequency divider 105 is connected between voltage controlled oscillator 104 outputs and phase detection discriminator 101 inputs.
In this embodiment, delay circuit 302 is made of chain of inverters, and as shown in Figure 4, the time-delay length of whole inverter equals n-1 the cycle of reference signal.The control of time-delay mainly is that the length that changes the mos pipe of inverter 401 realizes.The input signal of this chain of inverters be from or the door 301 circuit phase difference signal, this chain of inverters has n-1 output, this n-1 output is inputed to respectively the input end of clock of each trigger 303 in 303 groups on the trigger, delay circuit shown in Figure 4 is a preferred implementation, can also realize delay circuit with other forms in other embodiments, a plurality of delay circuits for example, respectively with phase difference signal as input signal, and export separately the phase difference signal of a time-delay after respectively phase difference signal being postponed time of each integral multiple in cycle of reference signal, and with the phase difference signal of these time-delays respectively as the clock signal of each d type flip flop.
303 groups on trigger is used for judging that differing width in the phase difference signal is times over cycle reference signal, and the clock of trigger 303 is input as the phase difference signal after the time-delay, and trigger end is input as phase difference signal.When phase difference signal width n-1 doubly to cycle reference signal (preferably, cycle reference signal is 2 π among this embodiment) output of all triggers 303 all is high, therefore, output current be the electric current of n-1 group auxiliary current source 304 and charge pump 102 electric current and.Preferably, when n is 4, be that the width of phase difference signal is during greater than three times of cycle reference signals, the transfer function of charge pump 102 and phase detection discriminator 101 begins to occur non-linear, but the output current of charge pump 102 and differing is still the monotonically increasing relation, therefore, export to the electric current of loop filter 103 greater than the electric current of charge pump 102 outputs, this will help locking process.In addition, if differ by more than three times (namely, during n＞4) cycle reference signal, electric current still keeps linear with differing, the electric current of auxiliary current source 304 need to be designed to 2 power multiple, and this and needs control circuit to select the output of trigger 303 so that the design complexities of auxiliary current source 304 increases, therefore, n≤4 preferably in the present invention.In the present embodiment, the electric current of each auxiliary current source 304 is consistent, utilizes simple mirror method to produce needed current source current, need not extra control circuit.When differing when progressively dwindling, current source progressively turn-offs, and realizes the dynamic switching of electric current.When entering lock-out state, additional current sources is all turn-offed, only the current source work in the conventional charge pump 102.
Fig. 5 is the sequential chart according to the delay circuit of the embodiment of the invention and trigger group, as can be seen from Figure 5, when phase difference signal differ width less than 2 π the time, then phase difference signal as the time-delay of trigger clock signal the rising edge of the phase difference signal of 2 π after the time be low level when arriving, thereby trigger is output as low level, therefore, do not trigger auxiliary current source.And when phase difference signal width during greater than 2 π, as the time-delay of the clock signal of trigger the rising edge of the phase difference signal of 2 π after the time when arriving, phase difference signal as the trigger input signal is high level, thereby trigger output high level will be opened follow-up current source.To automatically shut down in case differ less than these additional current sources of opening of ± 2 π, on the steady-state behaviour of loop without impact.
The output of phase detection discriminator 101 is divided into two-way, one tunnel similar traditional structure, directly be used for controlling the electric current of charge pump 102, lead up in addition or door 301 produces the phase difference signal that differs between reflection reference signals and the feedback signal, the phase extent has determined the size of current of charge pump 102.Or the output loading of door 301 increases along with the increase of trigger 303 quantity, this means or door 301 output loading increases, when reference signal frequency is higher, need to or the trigger end of door 301 and 303 groups on trigger between insert buffer in case alleviate or output loading.
Fig. 6 shows the according to an embodiment of the invention linear working range curve of phase detection discriminator/charge pump.Fig. 6 (a) is the linear working range curve at traditional phase detection discriminator/charge pump, therefrom can see, when differing less than 2 π, charge pump current is with differing linear.When differ by more than ± during 2 π, the charge pump constant output current is ICP, no longer with differing the retention wire sexual intercourse.The transient performance of phase-locked loop can not be used the formula clear expression, and locking process slows down.Fig. 6 (b) is at the linear working range curve according to the phase detection discriminator/charge pump of the expansion of the embodiment of the invention, in this embodiment, n=4, as can be seen from this figure, when differing less than ± 8 π, charge pump with differ linear, when differ by more than ± during 8 π, charge pump current still is the trend of monotone increasing with differing, this is so that the transient performance of phase-locked loop frequency integrator can be with the formula clear expression in wider working region, the relative traditional structure of electric current that is injected into loop filter significantly increases, and this will speed up locking process.Simultaneously, the dynamic change of charge pump current does not change the parameter of loop, thus on loop stability without any impact.
In phase-locked loop frequency integrator structure of the present invention, electric charge pump structure in the conventional phase locked loops frequency synthesizer is improved, the result of improved charge pump as shown in Figure 7 according to the present invention, charge pump according to the present invention among Fig. 7 comprises conventional charge pump 102 and auxiliary current source 304, and the current source in the conventional charge pump 102 all works in whole locking process.Other n-1 group auxiliary current source 304 is only differing by more than ± just work during 2 π.The current value of respectively organizing current source in the auxiliary current source 304 is identical, easily produces by the mirror image mode.Except the current source in the conventional charge pump 102, but other current source all is that switch is controlled, and each additional current sources is to being subjected to the control of trigger 303 outputs.
The operating state of the phase-locked loop frequency integrator among the present invention is divided into stable state and acceleration mode.When being operated in stable state, be equal to the charge pump phase lock loop of traditional structure, when being operated in acceleration mode, delayer, trigger group and additional current sources enter operating state, when the approach locking state, the only current source work of conventional charge pump, additional current sources is turn-offed.At this moment, trigger and delayer are also working on, and certain power consumption is arranged, but because trigger or door and delayer are made of the digital circuit of low speed, circuit design is fairly simple, so power consumption is lower.
In embodiments of the present invention, phase-locked loop is a charge pump phase lock loop, and its phase detection discriminator is differentiated differing/frequency difference of reference signal and feedback signal, produces phase/frequency difference signal; Charge pump produces the electric charge corresponding to the some of phase/frequency difference signal; The charge generation loop filter voltage of the cumulative some of loop filter; Voltage controlled oscillator is used to produce pll feedback signal.When steady-working state, only the conventional charge pump work under acceleration mode, has additional current sources and conventional charge pump to work simultaneously.Acceleration mode switches to stable state smoothly to carry out, and need not adjunct circuit.
The present invention is better than the phase-locked loop frequency integrator of traditional structure, because phase detection discriminator of the present invention has wide linear working range, is directly proportional so that be injected into the electric current of loop filter and differ in large scope.This can effectively shorten locking time so that loop can enter rapidly the tracking lock state.When loop is operated in stable state, only the conventional charge pump is in work, and additional current sources is turn-offed, and the power consumption of increase seldom.
Another advantage of the present invention is to compare with the circuit engineering of traditional acceleration locking process, and the present invention does not change loop parameter, and is insensitive to loop parameter, do not change the stability margin of loop, can be applied in neatly different application scenarios.
The above is the preferred embodiments of the present invention only, is not limited to the present invention, and for a person skilled in the art, the present invention can have various modifications and variations.Within the spirit and principles in the present invention all, any modification of doing, be equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (8)
1. a phase-locked loop frequency integrator comprises phase detection discriminator and charge pump, and described charge pump comprises power source and lower power supply, it is characterized in that, also comprises the first expanded circuit and the second expanded circuit;
Described the first expanded circuit is output as described the second expanded circuit according to described phase detection discriminator triggering signal is provided;
Described the second expanded circuit provides electric current with described power source and lower power supply under the control of triggering signal;
Described the second expanded circuit comprises first current source module in parallel with described power source, and being used for provides electric current with described power source after triggering; And second current source module in parallel with described lower power supply, be used for after triggering, providing electric current with described lower power supply;
Described the first expanded circuit comprises that phase difference signal produces circuit, is used for producing phase difference signal according to the output signal of described phase detection discriminator; And delay trigger circuit, its with described phase difference signal as input signal, with and output signal be used for triggering the current source of described the first current source module and the current source in described the second current source module.
2. phase-locked loop frequency integrator according to claim 1 is characterized in that, described the first current source module and described the second current source module comprise respectively one or more current sources of the parallel connection of equal number.
3. phase-locked loop frequency integrator according to claim 2 is characterized in that, described current source has identical electric current.
4. phase-locked loop frequency integrator according to claim 3, it is characterized in that, when in the described phase difference signal differ width greater than cycle of the reference signal of described phase detection discriminator input signal the time, described delay trigger circuit triggers current source in the first current source module and the current source in described the second current source module.
5. phase-locked loop frequency integrator according to claim 4 is characterized in that, described delay trigger circuit comprises:
Delay circuit comprises the one or more inverters that are connected in series, and is used for described phase difference signal is delayed time, and is respectively the inverter place of each integral multiple in the cycle of described reference signal in time of delay and exports respectively the phase difference signal of a time-delay;
One or more d type flip flops, respectively with the phase difference signal of each described time-delay as clock signal, and all with described phase difference signal as input signal, its output signal is respectively as the triggering signal of a current source in described the first current source module and a current source in described the second current source module.
6. phase-locked loop frequency integrator according to claim 5 is characterized in that, the quantity of the current source in the quantity of described d type flip flop and described the first current source module and identical with the quantity of current source in described the second current source module.
7. phase-locked loop frequency integrator according to claim 6 is characterized in that, the quantity of described d type flip flop is below 4.
8. according to claim 4 to 7 each described phase-locked loop frequency integrators, it is characterized in that, it is OR circuit that described phase difference signal produces circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910303644.7A CN101667830B (en) | 2009-06-25 | 2009-06-25 | Phase-locked loop frequency synthesizer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200910303644.7A CN101667830B (en) | 2009-06-25 | 2009-06-25 | Phase-locked loop frequency synthesizer |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101667830A CN101667830A (en) | 2010-03-10 |
| CN101667830B true CN101667830B (en) | 2013-03-06 |
Family
ID=41804301
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200910303644.7A Active CN101667830B (en) | 2009-06-25 | 2009-06-25 | Phase-locked loop frequency synthesizer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101667830B (en) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103078636A (en) * | 2012-12-27 | 2013-05-01 | 四川和芯微电子股份有限公司 | Phase-locked loop system |
| CN103297042A (en) * | 2013-06-24 | 2013-09-11 | 中国科学院微电子研究所 | Charge pump phase-locked loop circuit capable of performing locking fast |
| CN103746692B (en) * | 2013-12-24 | 2017-06-13 | 北京时代民芯科技有限公司 | A kind of PLL frequency synthesizers based on digital dynamic acceleration lock-in techniques |
| CN106777437B (en) * | 2015-11-24 | 2020-05-19 | 龙芯中科技术有限公司 | Clock system construction method and device and clock system |
| CN107623521B (en) * | 2017-09-29 | 2020-10-20 | 中国科学院半导体研究所 | Phase-locked loop clock generator |
| CN108988854B (en) * | 2018-07-04 | 2020-11-17 | 西安电子科技大学 | Phase-locked loop circuit |
| CN112953529B (en) * | 2019-12-10 | 2022-08-19 | 上海交通大学 | Linear interval expanding method for rapid frequency locking and cycle slip elimination |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1385968A (en) * | 2002-06-28 | 2002-12-18 | 清华大学 | Broadband phase-looked loop frequency synthesizer |
-
2009
- 2009-06-25 CN CN200910303644.7A patent/CN101667830B/en active Active
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1385968A (en) * | 2002-06-28 | 2002-12-18 | 清华大学 | Broadband phase-looked loop frequency synthesizer |
Non-Patent Citations (2)
| Title |
|---|
| 黄水龙等.一种改进的高性能全差分电荷泵设计.《电子器件》.2006,(第04期),全文. * |
| 黄水龙等.快速建立时间的自适应锁相环.《电子与信息学报》.2007,(第06期),全文. * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101667830A (en) | 2010-03-10 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101667830B (en) | Phase-locked loop frequency synthesizer | |
| Chang et al. | A wide-range delay-locked loop with a fixed latency of one clock cycle | |
| US6252465B1 (en) | Data phase locked loop circuit | |
| CN102263554B (en) | Phase-locked loop frequency synthesizer structure for improving in-band phase noise performance | |
| US6377127B1 (en) | Phase locked loop circuit | |
| CN105610430A (en) | Dual-mode self switching radiation hardening clock generation circuit based on phase-locked loops | |
| CN101789784A (en) | Configurable phase discriminator for time-delay locking ring | |
| US10784844B2 (en) | Fractional frequency divider and frequency synthesizer | |
| CN204442344U (en) | Charge pump phase-frequency detector and phase-locked loop circuit | |
| CN105978539B (en) | A kind of quick clock that structure is simplified stretching circuit | |
| CN101132176A (en) | Clock multiplier and clock generator with the same | |
| CN103312319B (en) | Be applied to the spurious reduction phase frequency detector circuit in integer-N PLL | |
| CN104753524A (en) | Delay locked loop | |
| CN101577544B (en) | Phase-locked loop with collapse protection mechanism | |
| Cheng et al. | A difference detector PFD for low jitter PLL | |
| Ismail et al. | CMOS phase frequency detector for high speed applications | |
| CN116633348A (en) | Sub-sampling phase-locked loop structure with adjustable dead zone | |
| KR20020076121A (en) | Mode switching method for pll circuit and mode control circuit for pll circuit | |
| CN101610082B (en) | Source switch-type charge pump applied to phase lock loop | |
| CN101105510B (en) | Phase error measurement circuit and method thereof | |
| CN100417024C (en) | Lock phase loop of low stable error and its correcting circuif | |
| CN113114238A (en) | Frequency detector applied to automatic frequency calibration of phase-locked loop | |
| CN105610436A (en) | Charge pump phase-locked loop with adaptive acceleration locking structure | |
| CN210469272U (en) | Phase-locked accelerating circuit based on level width extraction and phase-locked loop system | |
| Patel et al. | Phase Frequency Detector and Charge Pump For DPLL Using 0.18 µm CMOS Technology |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20220829 Address after: Room 108, floor 1, building 4, No. 2 dacuodeng Hutong, Dongcheng District, Beijing 100010 Patentee after: Beijing Zhongke micro Investment Management Co.,Ltd. Address before: 100029 Beijing city Chaoyang District Beitucheng West Road No. 3 Institute of Microelectronics Patentee before: Institute of Microelectronics of the Chinese Academy of Sciences |