CN101635637A - Method and system for distributing intelligent addresses based on serial bus - Google Patents

Method and system for distributing intelligent addresses based on serial bus Download PDF

Info

Publication number
CN101635637A
CN101635637A CN200810133595A CN200810133595A CN101635637A CN 101635637 A CN101635637 A CN 101635637A CN 200810133595 A CN200810133595 A CN 200810133595A CN 200810133595 A CN200810133595 A CN 200810133595A CN 101635637 A CN101635637 A CN 101635637A
Authority
CN
China
Prior art keywords
slave
address
main frame
switch
controller
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN200810133595A
Other languages
Chinese (zh)
Inventor
罗玺
徐竑晨
张云峰
石磊
张智锋
刘远辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Johnson Controls Building Efficiency Technology Wuxi Co Ltd
Johnson Controls Technology Co
Original Assignee
Johnson Controls Building Efficiency Technology Wuxi Co Ltd
Johnson Controls Technology Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Johnson Controls Building Efficiency Technology Wuxi Co Ltd, Johnson Controls Technology Co filed Critical Johnson Controls Building Efficiency Technology Wuxi Co Ltd
Priority to CN200810133595A priority Critical patent/CN101635637A/en
Priority to PCT/CN2008/001814 priority patent/WO2010009584A1/en
Publication of CN101635637A publication Critical patent/CN101635637A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/403Bus networks with centralised control, e.g. polling
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00Data switching networks
    • H04L12/28Data switching networks characterised by path configuration, e.g. LAN [Local Area Networks] or WAN [Wide Area Networks]
    • H04L12/40Bus networks
    • H04L12/40006Architecture of a communication node
    • H04L12/40019Details regarding a bus master
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L61/00Network arrangements, protocols or services for addressing or naming
    • H04L61/50Address allocation
    • H04L61/5038Address allocation for local use, e.g. in LAN or USB networks, or in a controller area network [CAN]

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Small-Scale Networks (AREA)
  • Selective Calling Equipment (AREA)

Abstract

The invention provides a system for distributing intelligent addresses. The system comprises a host and a slave, wherein the host comprises an MCU controller, a communication module, a memory and an initializing switch which have functions of executing address distribution; the slave comprises an MCU controller, a communication module, an electronic physical switch, a memory and an initializing switch which have functions of executing address distribution; and the system adopts a networking connection mode that a twisted-pair cable is led out of the host, then led in an input end of the electronic physical switch of the first slave, and led to an input end of the electronic physical switch of the second slave from an output end of the electronic physical switch.

Description

The method and system that distributes based on the intelligent addresses of universal serial bus
Technical field
The present invention relates generally to intelligent addresses and distributes, and more specifically, relates to a kind of method and system that distributes based on the intelligent addresses of universal serial bus under the master-slave communication pattern.
Background technology
Universal serial bus is widely used in industrial control field.When using universal serial bus, all devices common share communication medium on the bus, the communication information that any one equipment sends can both be received by the miscellaneous equipment on the bus.In order to indicate the equipment of the transmission or the information of reception, be necessary for mailing address of each devices allocation.General bus has master slave mode and " wheel main wheel from " two kinds of working methods of pattern.Because of latter's performance under the more situation of node not good, in the middle of the Industry Control overwhelming majority all be adopt one main more than from the communication network structure.Under master slave mode, whole communication bus system by a host node, several form from node, whether constantly take turns continuous query by host node has communication requirement from node.If have then bus control right given a certain from node, send from node and to return bus control right at once after finishing, communication could be set up in the address that main frame must very clear and definite slave, and slave addresses must be unique on network.Synchronization can only have a node to become host node and be in transmit status on the bus, other all nodes must be in accepting state.If synchronization has plural node to be in transmit status, will cause the data of all transmit legs to send failure, promptly so-called bus collision.
At present, in the serial bus system under adopting the master-slave communication pattern, generally be to adopt the device address manually is set.Usually the setting of address all is the artificial device address of distributing that toggle switch manually is set on slave in advance, notes addresses distributed number then, and communication is so just set up in the address of the slave unit that has distributed to main frame input again.In commercial Application, for example in central air conditioner system, can connect a lot of slaves below the main frame usually, and the position of slave is unfixing and distance is far, and the address that the device address is provided with repetition possibly manually is set.And a lot of main frames all are to belong to the sealing main frame, only open machine casing and just can simply be provided with, if keep in repair slave or increase newly behind machine equipment the user, tend to bring some chance failures.
For instance, as shown in Figure 1a, wherein illustrate the network configuration of RS485 bus of the prior art, this network is made up of a main frame (host) and three slaves (slave) 1,2,3.Fig. 1 b and Fig. 1 c show the structural representation of main frame of the prior art and slave respectively.As seen from the figure, the main frame of prior art comprises: MCU microcontroller, communication module, memory and dial-up input unit.Wherein, communication module is connected with twisted-pair feeder, and is connected with the MCU microcontroller, carries out normal communications command and send and receiving function MCU microcontroller under the control of MCU microcontroller, is connected with memory with communication module respectively; Memory is used to store each slave addresses of input, and offers the MCU microcontroller and read; The dial-up input switch is used for importing the address that each slave has set to memory.Therefore the address that the prior art main frame needs manual each slave of input to set needs an input unit, i.e. dial-up input switch is used for the slave addresses of having distributed to the memory input, so that correct input.Similarly, the slave of prior art comprises MCU microcontroller, communication module memory and dial-up input unit.Therefore the address that the prior art slave needs manual each slave of input to set needs an input unit, i.e. dial-up input switch.
According to the electrical characteristic of bus, the device address does not allow repetition, and the device address on the bus is unique.Yet, in manual assignment procedure, if accidentally with two slaves, for example the address of slave 1 and slave 3 all is set to for example 0x01, so according to bus characteristics, if main frame sends to the order that the address is the slave of 0x01, slave 1 and slave 3 can be received, and all can reply to main frame, so just causing in network at synchronization has two slaves sending message simultaneously, this will cause the communication failure of all terminals, and bus collision has just taken place, to such an extent as to whole system can not be worked.
What the automatic address under the master-slave communication pattern distributed presses on using.For example in an existing system, add, just might run into the problem that repeat the address from station equipment; Similarly, when changing the slave station that damages, also might run into the problem that repeat the address.
Summary of the invention
According to an aspect of the present invention, address distribution method in a kind of serial bus system is provided, described serial bus system comprises at least one main frame and at least one slave, described method comprises the following steps: that a. is provided with the electronics physical switch in described at least one slave each in universal serial bus, with the circuit on-off between next described slave of controlling each described slave and being adjacent; B. disconnect each the electronics physical switch in described at least one slave; C. be after the slave of the most adjacent address to be allocated distributes the address by described main frame, the electronic switch of closed this slave.
Preferably, repeating step c is until whole slaves are finished address assignment.
Preferably, in step b, main frame sends initialization command to slave, to disconnect the electronics physical switch.
Preferably, comprised the following steps: also that before step c main frame sends the address check order to slave, send to main frame with the slave of inspection matching addresses in the described address check order and confirm to reply.
Preferably, described address distribution method further comprises steps d: main frame regularly sends the step patrol and examine order to slave, describedly patrols and examines order and comprises each slave addresses.More preferably, describedly patrol and examine the address that order also is included as initial value.
Preferably, described address distribution method further comprises: e. increases at least one additional slave in described serial bus system; F. the described additional slave of initialization, disconnecting the electronics physical switch of described additional slave, and additional slave addresses is set is initial value; G. send to main frame with described additional slave for the matching addresses of initial value of patrolling and examining in the order and confirm to reply, preserve the described electronics physical switch of this address and closed described additional slave.
More preferably, repeating step g is until all additional slave is finished address assignment.
Preferably, whether described address distribution method further comprises and judges and effectively to distribute the address less than the step of slave quantity.
Preferably, the initial value of described slave addresses is 0xFF.
Preferably, described electronics physical switch is a relay.
According to a further aspect in the invention, provide a kind of main frame that is used for serial bus system, described serial bus system also comprises at least one slave, and described main frame comprises: controller; Communication module links to each other with controller, is used for sending data and receiving data from described at least one slave to described at least one slave; Memory links to each other with controller, is used for the address date of described at least one slave of access; And initialisation switch, link to each other with controller, be used for when described initialisation switch is activated, starting initialization operation.
Preferably, described controller comprises: the initialization command unit, be used for after initialisation switch is pressed, and send initialization command to described at least one slave; With the address assignment command sending unit, be used for sending the address assignment order to described at least one slave.
Preferably, described controller also comprises polling module, is used for regularly sending to described at least one slave patrolling and examining order, wherein saidly patrols and examines the address that order comprises described at least one slave.More preferably, describedly patrol and examine the address that order also is included as initial value.
Preferably, described controller also comprises the abnormality processing module, is used for when polling module finds to have additional slave to insert, and call address assignment commands unit sends the address assignment order to described additional slave.
Preferably, described controller also comprises the address check command sending unit, is used for sending the address check order to described at least one slave.
Preferably, described communication module is the RS485 communication module.
Preferably, described memory is a nonvolatile memory.
Preferably, described initialisation switch is the JP jumper switch or triggers key switch.
According to another aspect of the invention, provide a kind of slave that is used for serial bus system, described serial bus system also comprises at least one main frame, and described slave comprises: controller; Communication module links to each other with controller, is used for to described at least one main frame transmission data with from described at least one host receiving data; Memory links to each other with controller, is used for the address date of the described slave of access; The electronics physical switch is connected in the universal serial bus and is positioned at the downstream of communication module; And initialisation switch, link to each other with controller, be used for when described initialisation switch is activated, starting initialization operation.
Preferably, described controller comprises: the initialization command performance element is used for after initialisation switch is activated, or after receiving the initialization command that described at least one main frame sends, disconnects described electronics physical switch, and is initial value with self address setting; The address assignment command sending unit is used in the address assignment order of receiving that described at least one main frame sends, and uses the address in the address assignment order to replace the preceding address of distribution, and replys and reply, and connects the electronics physical switch simultaneously.
Preferably, described controller also comprises address check command response unit, is used for after receiving the address check order that described at least one main frame sends, and answer is replied.
Preferably, described communication module is the RS485 communication module.
Preferably, described memory is a nonvolatile memory.
Preferably, described initialisation switch is the JP jumper switch or triggers key switch.
Preferably, described electronics physical switch is a relay.
According to another aspect of the invention, there is provided a system comprising: at least one main frame; At least one slave; The universal serial bus that comprises two-wire; In wherein said at least one slave each comprises the electronics physical switch, and wherein the two-wire of universal serial bus is drawn from main frame, passes through each the electronics physical switch in described at least one slave successively.
Preferably, each in described at least one main frame comprises: console controller; Host computer communication module links to each other with console controller, is used for sending data and receiving data from described at least one slave to described at least one slave; Mainframe memory links to each other with console controller, is used for the address date of described at least one slave of access; With the main frame initialisation switch, link to each other with console controller, be used for when described main frame initialisation switch is activated, starting initialization operation.
Preferably, described console controller comprises: the initialization command unit, be used for after the main frame initialisation switch is pressed, and send initialization command to described at least one slave; With host address assignment commands transmitting element, be used for sending the address assignment order to described at least one slave.
Preferably, described console controller also comprises polling module, is used for regularly sending to described at least one slave patrolling and examining order, wherein saidly patrols and examines the address that order comprises described at least one slave.More preferably, describedly patrol and examine the address that order also is included as initial value.
Preferably, described console controller also comprises the abnormality processing module, is used for when polling module finds to have additional slave to insert, and call address assignment commands unit sends the address assignment order to described additional slave.
Preferably, console controller also comprises the address check command sending unit, is used for sending the address check order to described at least one slave.
Preferably, described host computer communication module is the RS485 communication module.
Preferably, described mainframe memory is a nonvolatile memory.
Preferably, described main frame initialisation switch is the JP jumper switch or triggers key switch.
Preferably, each in described at least one slave comprises: from machine controller; The slave communication module and links to each other from machine controller,, be used for sending data and from described at least one host receiving data to described at least one main frame; The slave memory and links to each other from machine controller, is used for the address date of the described slave of access; The electronics physical switch is connected in the universal serial bus and is positioned at the downstream of communication module; With the slave initialisation switch, and link to each other from machine controller, be used for when described slave initialisation switch is activated, starting initialization operation.
Preferably, describedly comprise from machine controller: the initialization command performance element, be used for after the slave initialisation switch is activated, or after receiving the initialization command that described at least one main frame sends, disconnect described electronics physical switch, and described slave addresses is set to initial value; With slave addresses assignment commands transmitting element, be used in the address assignment order of receiving that described at least one main frame sends, use the address in the address assignment order to replace the preceding address of distribution, and reply and reply, connect the electronics physical switch simultaneously.
Preferably, described controller also comprises address check command response unit, is used for after receiving the address check order that described at least one main frame sends, and answer is replied.
Preferably, described slave communication module is the RS485 communication module.
Preferably, described slave memory is a nonvolatile memory.
Preferably, described slave initialisation switch is the JP jumper switch or triggers key switch.
Preferably, described electronics physical switch is a relay.
Utilize the present invention, only need start the initialization key on slave when system adds new slave, main frame can be finished the address assignment to the slave of new insertion, and does not influence the communication of other slaves.The present invention can realize in serial bus system that automatic address distributes, thereby has avoided manually being provided with address error rate height, inefficient problem.
Description of drawings
In the time of the detailed description of disclosed embodiment below the thinking of following accompanying drawing, can obtain the present invention is better understood, wherein:
Fig. 1 a is the network configuration of RS485 bus of the prior art;
Fig. 1 b is the structural representation of main frame of the prior art;
Fig. 1 c is the structural representation of slave of the prior art;
Fig. 2 is the network configuration of intelligent addresses distribution system according to an embodiment of the invention;
Fig. 3 is the structural representation of main frame according to an embodiment of the invention;
Fig. 4 is the structural representation of slave according to an embodiment of the invention;
Fig. 5 is the flow chart of intelligent addresses distribution method according to an embodiment of the invention;
Fig. 6 is the flow chart of intelligent addresses distribution method according to another embodiment of the invention; And
Fig. 7 is the flow chart of intelligent addresses distribution method according to another embodiment of the invention.
Fig. 8 is the initialization flowchart of slave according to an embodiment of the invention.
Embodiment
In an embodiment of the present invention, be example with the RS485 bus, describe the present invention in detail.Yet, should be appreciated that the present invention is not limited in the RS485 bus, and can advantageously use other bus, for example the RS422 bus.
Fig. 2 is the network configuration of intelligent addresses distribution system according to an embodiment of the invention.As shown in the figure, system comprises a main frame 100, a plurality of slave 200 and RS485 bus 300, and wherein main frame 100 is command originator, and slave 200 is reception and the executors that belong to order, and both are by transmission and the reception of RS485 bus connection to finish instruction.Each slave 200 is provided with electronics physical switch 205.After the twisted-pair feeder of RS485 bus is drawn from main frame 100, introduce the input of the electronics physical switch of first slave earlier, from the go between input of electronics physical switch of second slave of the output of the electronics physical switch of first slave, by that analogy, finish networking again.
Particularly, as shown in Figure 3, wherein show the structural representation of main frame 100 according to an embodiment of the invention, main frame 100 comprises console controller 101 (for example main frame MCU microcontroller), host communication module 102, mainframe memory 103 and main frame initialisation switch 104.Wherein, host communication module 102 is connected with main frame MCU microcontroller 101 and twisted-pair feeder respectively, carries out normal the transmission and receiving function under the control of main frame MCU microcontroller 101; Main frame MCU microcontroller 101 is connected with mainframe memory 103 with host computer communication module 102 respectively, be used to finish initialization action, automatically distribute each slave addresses, the slave addresses of having distributed is preserved, and the regular visit slave, when finding to have new slave to insert, read the slave addresses of having distributed in the mainframe memory 103, automatically increase in order, produce new address, and distribute to the slave of this new access; Mainframe memory 103 is used for automatically preserving distributing to the address of each corresponding slave by main frame 100, and offers main frame MCU microcontroller 101 and read; Main frame initialisation switch 104 links to each other with main frame MCU microcontroller 101, is used for starting initialization action in the back that is pressed.Initialization action comprises: all slave addresses are set at a predetermined value, such as 0xFF, go into main frame memory 103 for all slaves in the net distribute addresses and recorded and stored.In this embodiment, main frame initialisation switch 104 is JP jumper switchs or triggers key switch that mainframe memory 103 is flash memories.Yet should be appreciated that main frame initialisation switch 104 is not limited to the switch of the above-mentioned type, also can be the switch of any adequate types such as toggle switch.Similarly, mainframe memory 103 also is not limited to the memory of the above-mentioned type, and can be the memory of any adequate types.Mainframe memory is nonvolatile memory preferably, includes but not limited to floppy disk, random access storage device (RAM), read-only memory (ROM), Erasable Programmable Read Only Memory EPROM (EPROM or flash memory) etc.Similarly, console controller 101 also is not limited to the MCU microcontroller, and can be the controller of any adequate types.In addition, console controller 101 can also connect a warning device (not shown), is used for sending sound and/or light and reports to the police when communication failure.
Console controller can comprise following functional module: the initialization command unit, be used for after the main frame initialisation switch is pressed, and send initialization command to slave; The address assignment command sending unit is used for sending the address assignment order to slave.Console controller can also comprise polling module, is used for regularly sending to slave patrolling and examining order.Console controller can also comprise the abnormality processing module, is used for when polling module finds to have additional slave to insert, and call address assignment commands unit sends the address assignment order to additional slave.Console controller can also comprise the address check command sending unit, is used for sending the address check order to slave.
Fig. 4 is the structural representation of slave 200 according to an embodiment of the invention.As shown in the figure, slave 200 comprises from machine controller 201, such as MCU microcontroller, slave communication module 202, slave memory 203, electronics physical switch 205 and slave initialisation switch 204.In this embodiment, electronics physical switch 205 be relay (normally closed closing, selecting normally closed purpose is to work as slave when not having start or fault, can not have influence on the communication of other slaves, being equivalent to this slave is not articulated on the bus), the slave initialisation switch is the JP wire jumper.Should be understood that electronics physical switch 205 and slave initialisation switch 204 are not limited to the above-mentioned type, and can be any suitable types.Similarly, also be not limited to the MCU microcontroller from machine controller 201, and can be the controller of any adequate types.Slave communication module 202 links to each other with twisted-pair feeder with slave MCU microcontroller 201 respectively, and twisted-pair feeder is through relay 205 back outputs; Slave memory 203 is used to store the address that slave 200 is assigned with; Relay 205 is carried out break-make under the control of slave MCU microcontroller 201, its acquiescence attitude is closed, like this when break down from node and cannot start shooting or cannot be initialized the time, not influence the normal communication of other equipment; Slave initialisation switch 204 is the JP wire jumper in this embodiment, is used for the control initialization address based on slave MCU microcontroller 201, is Default Value such as need initialization address after maintenance of equipment.Because relay 205 is positioned at the downstream of slave communication module 202, like this, when relay 205 disconnects, just disconnected and the communicating by letter of next slave, but this slave still can be by the slave communication module 20 and the main-machine communication of this slave.
Can comprise following functional module from machine controller: the initialization command performance element is used for after initialisation switch is activated, or after receiving the initialization command that main frame sends, disconnects the electronics physical switch, and is initial value with self address setting; The address assignment command sending unit is used in the address assignment order of receiving that main frame sends, and uses the address in the address assignment order to replace the preceding address of distribution, and replys and reply, and connects the electronics physical switch simultaneously.Can also comprise address check command response unit from machine controller, be used for after receiving the address check order that main frame sends that answer is replied.
Fig. 5 is the flow chart of intelligent addresses distribution method according to an embodiment of the invention.As shown in the figure, system works starts from step 502, and this moment, main frame and slave all began the operation that powers on.In step 504, press main frame initialisation switch 104, the initialization command unit of the console controller 101 of main frame 100 sends initialization command to slave 200, make the initialization command performance element action from machine controller of all slaves 200, disconnect relay 205, and all set slave addresses for a predetermined value, for example 0xff.Send initialization command in one embodiment continuously 20 times, receive to guarantee slave.Then, in step 506, the address assignment command sending unit of the console controller 101 of main frame 100 sends to slave 200 effectively distributes the address, after the address assignment command sending unit from machine controller of the slave 200 of unallocated address is received, using this distribution address replacement 0xff and closing relay to reply replys, if reply, then enter step 508, the scheduled wait time is replied or arrived to the wait slave, such as 100ms, if reply then will effectively distribute the address to increase (such as increasing by 1) by predefined procedure, and enter step 506 once more, at this moment previous slave of distributing the address is also received the distribution address of main frame to the slave transmission, but the comparison address is not own addresses distributed, so do not respond, and and the immediate another one slave of this slave from the address assignment command sending unit of machine controller after receiving the order that distributes the address, preserve this address and closing relay and reply and reply.If, think that then whole slaves all have been assigned with the address in repeatedly (for example, 10 times) still no response of step 506 circulation, then enter step 510, the automatic address assigning process finishes fully.
Fig. 6 is the flow chart of intelligent addresses distribution method according to another embodiment of the invention.As shown in the figure, system works starts from step 602, and this moment, main frame and slave all began the operation that powers on.In step 604, main frame 100 in the system need to judge whether system initialization by checking main frame initialisation switch 104 (jumper switch state or key-press status), for example, system is provided with when the main frame initialisation switch is 1 automatically, need carry out initialization, the main frame initialisation switch is 0 o'clock, does not need to carry out initialization.That is to say, if the main frame initialisation switch is 1, then system enters step 610, the initialization command unit continuous several times of the console controller 101 of main frame 100 sends address assignment mass-sending order to slave 200 at this moment, makes the initialization command performance element action from machine controller of all slaves 200, disconnection relay 205, and all set slave addresses for a predetermined value, for example 0xff has sent 20 times in one embodiment continuously, receives to guarantee slave.If the main frame initialisation switch is 0, then system enters step 606, and this moment, the slave addresses formation that has distributed was read from designated storage area by system, and then entered step 608, enters the proper communication program, and slave is patrolled and examined.The system that should be appreciated that also can carry out opposite setting.Then, in step 612, because original bus all is cut off physically, it is unique be connected with main frame (nearest node) that but a node is always arranged, so the address check command sending unit of the console controller 101 of main frame 100 sends the address check order to a nearest slave 200, the destination address of wherein carrying is 0xff, the address is to reply after the address check command response unit from machine controller of the slave of 0xff is received to reply, if and through a scheduled time, do not receive replying of slave such as 30 seconds main frames, then report to the police, otherwise just enter step 614, a scheduled time, for example 100ms are replied or waited for to the wait slave.If in step 614, slave is replied, and then enters step 616, and system sends effective slave addresses of preparing distribution, otherwise, return step 612.In step 618, the address assignment command sending unit of the console controller 101 of main frame sends to slave effectively distributes the address, wherein carry formal addresses distributed, after the address assignment command sending unit from machine controller of the slave 200 of unallocated address is received, using this formal addresses distributed replacement 0xff and closing relay 205 to reply replys, if reply, then will effectively distribute the address to press predefined procedure (such as increasing by 1), and enter step 616 once more, at this moment previous slave of distributing the address is also received the distribution address of main frame to the slave transmission, but the comparison address is not own addresses distributed, so do not respond, and and the immediate another one slave of this slave from the address assignment command sending unit of machine controller after receiving the order that distributes the address, preserve this address and closing relay 205 and reply and reply.If, think that then whole slaves all have been assigned with the address in repeatedly (for example, 10 times) still no response of step 618 circulation, then enter step 620, system address distributes end, preserves the slave maximum address and the prompting that distribute and is allocated successfully automatically.
Fig. 7 is the flow chart of intelligent addresses distribution method according to another embodiment of the invention.As shown in the figure, system works starts from step 702, and this moment, main frame and slave all began the operation that powers on.In step 704, main frame 100 in the system need to judge whether system initialization by checking main frame initialisation switch 104 (jumper switch state or key-press status), for example, system is provided with when initialisation switch is 1 automatically, need carry out initialization, the main frame initialisation switch is 0 o'clock, does not need to carry out initialization.That is to say that if the main frame initialisation switch is 1, then system enters step 710, this moment, system began to read the total quantity of slave.If the main frame initialisation switch is 0, then system enters step 706, and this moment, the slave addresses formation that has distributed was read from designated storage area by system, and then entered step 708, enters the proper communication program, and slave is patrolled and examined.The system that should be appreciated that also can carry out opposite setting.In step 712, the initialization command unit continuous several times of the console controller 101 of main frame 100 sends address assignment mass-sending order to slave 200 at this moment, make the initialization command performance element action from machine controller of all slaves, disconnect relay 205, and all set slave addresses for 0xff, sent continuously in one embodiment 20 times, received to guarantee slave.Then, in step 714, because original bus all is cut off physically, it is unique be connected with main frame (nearest node) that but a node is always arranged, so the address check command sending unit of the console controller 101 of main frame 100 sends the address check order to a nearest slave 200, the destination address of wherein carrying is 0xff, the address is to reply after the address assignment command sending unit from machine controller of the slave of 0xff is received to reply, if and through a scheduled time, do not receive replying of slave such as 30 seconds main frames, then report to the police, otherwise just enter step 716, a scheduled time, for example 100ms are replied or waited for to the wait slave.If in step 716, slave is replied, and then enters step 718, otherwise, return step 714.In step 718, the address assignment command sending unit of the console controller 101 of main frame sends effective slave addresses of preparing distribution to slave, wherein carry formal addresses distributed, after the address assignment command sending unit from machine controller of the slave 200 of unallocated address is received, use this formal addresses distributed replacement 0xff and closing relay 205 to reply and reply.In step 720, system waits for that once more slave is replied or the time of 100ms, if no response then returns 716, otherwise enters step 722.In step 722, and system's judgement " effectively distribute address<SlaveNum〉" whether set up, if set up, then effective address is increased by 1, and enter step 720 once more, otherwise, enter step 724, system address distributes end, preserves the slave maximum address and the prompting that distribute and is allocated successfully automatically.
Fig. 8 is the initialization flowchart of slave according to an embodiment of the invention.When inserting new slave 200 in network, in step 802, slave 200 powers on.And then in step 804, slave 200 need to judge whether system initialization by checking slave initialisation switch 204, for example, system is provided with when the slave initialisation switch is 1 automatically, need carry out initialization, the slave initialisation switch is 0 o'clock, does not need to carry out initialization.That is to say that if the slave initialisation switch is 1, then system enters step 610, this moment, the initialization command performance element from machine controller of slave was set at the Default Value value with its memory 203, and for example 0xff, and disconnection relay 205 is waited for and distributed the address.If the slave initialisation switch is 0, then system enters step 806, judges whether the address is distributed, and then enters step 808 and change the normal communication pattern over to.The system that should be appreciated that also can carry out opposite setting.
When needing to insert new slave 200 in the legacy network, only need the initialisation switch 204 of slave is opened, recovering acquiescence 0xff is provided with, this slave just can be waited for the address assignment order, disconnect relay 205 switches, directly insert the new network that inserts then and press main frame initialisation switch 104 once more, the intelligent addresses that just can finish automatically again whole slaves distributes.Preferably, when inserting new slave, just need not to press once more main frame initialisation switch 104 and can distribute the address the slave of new insertion.For this reason, the polling module of the console controller of main frame can be arranged in and add 0xFF equipment search command in the order that sends when patrolling and examining.After main frame also can be arranged in all normal communications end, when bus is idle, send out the order of an inquiry 0xFF address separately again.The cycle of normal communication according to different system conditions and difference can be 10 seconds such as this cycle.Two kinds of methods can be used to the slave of new insertion is distributed the address.Be that example describes with the scheme that adds 0xFF equipment search command in the order that utilizes the main frame regular visit, when patrolling and examining, sends below.At first the initialisation switch of new slave is opened, recovering acquiescence 0xff is provided with, when main frame is patrolled and examined, when sending 0xFF equipment search command, the polling module of console controller will receive response, then showing has new slave to insert, then the abnormality processing module invokes address assignment command unit of the console controller of main frame begins new slave is distributed the address, up to all new slaves have been assigned.In one embodiment, main frame order on the basis of distributing address number increases address digit, distributes to the slave that increases newly.The order of patrolling and examining that above-mentioned main frame sent can regularly send, and the destination address of wherein carrying is respectively each slave addresses, also comprises a 0xff address.How many addresses that utilizes this preferred embodiment not need to know the current network the inside is, main frame can intelligence be finished the insertion of new slave, and does not influence the communication of other slaves.
Further specify the present invention below in conjunction with communication protocol stack.Wherein data frame format is made up of 23 bytes, and concrete data frame format is as follows:
?STX CMD Dest_Addr Source_Addr DATA CHECK ETX
Wherein each byte is represented respectively:
STX:0x02, this value is an exemplary value only, should be appreciated that it can is other value;
CMD: type of data format;
Dest Addr: the destination address that data send;
Source Addr: the source address that data send;
The DATA:16 byte sends data;
CHECK:CRC16 verification, CRC initial value are 0xFFFF;
ETX:0x03, this value is an exemplary value only, should be appreciated that it can is other value.
Suppose to have a main frame (host), three slaves (slave) 1,2,3 are formed a Control Network, and as exemplary embodiment, main frame is that the slave addresses distributed is from 0x01.The normality of the relay in each slave is closed attitude.The address that should be appreciated that slave is not limited in from 0x01, and it can be selected among 0x00~0xFF any one.
When not inserting new slave in this network, if the initialisation switch on the main frame is pressed, then main frame enters initialization procedure automatically:
1, main frame sends initialization command:
STX+0 * 5A+0 * FF+0 * 00+Data+CRC16+ETX (Data is any)
Continuously sending 5 seconds, after three slaves are all received effective information, postpone 3 seconds disconnection relays, is 0xff with self address setting simultaneously.
2, main frame sends the address check order subsequently
STX+0 * 5B+0 * FF+0 * 00+Data+CRC16+ETX (Data is any)
At this moment,, has only slave 1 to link to each other with main frame, can receive this address check order, and the address is 0xFF that therefore, slave 1 is replied to the main frame transmission by its slave communication module because all relays all disconnect:
STX+0 * A5+0 * 00+0 * FF+Data+CRC16+ETX (Data is any)
Wherein, destination address 0x 00 position is a host address, and source address 0xFF position is a slave addresses.
3, after main frame receives that slave 1 is replied, send the address of record assignment commands:
STX+0 * 5C+0 * 01+0 * 00+Data+CRC16+ETX (Data is any)
Wherein destination address is 0x01, and expression is begun to distribute by 0x01;
After slave 1 is received this order, send affirmation to main frame and reply:
STX+0 * A6+0 * 00+0 * 01+Data+CRC16+ETX (Data is any)
And the while closing relay, connect next slave 2.
4, after main frame receives that slave 2 is replied, send the address of record assignment commands:
STX+0 * 5C+0 * 02+0 * 00+Data+CRC16+ETX (Data is any)
After slave 1 is received this order,, find that the address does not match, ignore and do not respond wherein address and the address contrast that oneself has been assigned with; After slave 2 is received, preserve this address (be about to 0xff and replace with this address) and send affirmation and reply to main frame:
STX+0 * A6+0 * 00+0 * 02+Data+CRC16+ETX (Data is any)
And the while closing relay, connect next slave 3.
5, after main frame receives that slave 3 is replied, send the address of record assignment commands:
STX+0 * 5C+0 * 03+0 * 00+Data+CRC16+ETX (Data is any)
After slave 1, slave 2 were received this order, wherein address and the address that oneself is assigned with did not match, and ignored and did not respond; After slave 3 is received, preserve this address and send affirmation and reply to main frame:
STX+0 * A6+0 * 00+0 * 03+Data+CRC16+ETX (Data is any)
And while closing relay.
6, main frame sends the address of record assignment commands to slave once more:
STX+0 * 5C+0 * 04+0 * 00+Data+CRC16+ETX (Data is any)
Send 10 times continuously, do not respond, address assignment finishes.
Should be understood that the form of address assignment order is not limited to above-mentioned form, and can be the form that is fit to arbitrarily, for example can adopt with the Data position and carry the form that distributes the address.
STX+0×5C+0×ff+0×00+Addr+CRC16+ETX
The address is after the slave of 0xff is received this order, uses Addr to replace 0xff, and sends and confirm to reply, and connects next slave communication simultaneously
STX+0 * A6+0 * 00+Addr+Data+CRC16+ETX (Data is any)
Next, main frame sends the address assignment order once more:
STX+0×5C+0×ff+0×00+(Addr+1)+CRC16+ETX
After first slave received, contrast 0xff was not the address of oneself, does not therefore reply, and after second slave received, discovery was issued oneself, then used Addr+1 to replace 0xff, and replied, and connected next slave simultaneously
STX+0 * A6+0 * 00+ (Addr+1)+Data+CRC16+ETX (Data is any)
Also can realize continuous address assignment by this way.
It is to be further understood that if for simplified design, in one embodiment, after initialization step, do not carry out address check, and can directly carry out address assignment.In another embodiment, can before each address assignment, all carry out the primary address inspection.
When order after the slave in this network 3 inserts a new slave 4, at first before inserting slave 4, press the initialisation switch of slave 4, the acquiescence 0xff that recovers to dispatch from the factory is provided with, and directly inserts network then.After slave 4 powers on, be checked through initialisation switch and be pressed, then slave 4 starts initialization, disconnects relay, waits for address assignment.
1, main frame can insert the order of searching the 0xff slave when patrolling and examining:
STX+0 * 5B+0 * FF+0 * 00+Data+CRC16+ETX (Data is any)
After slave 1,2,3 was received this order, wherein address and the address that oneself is assigned with did not match, and ignore; After slave 4 is received, send affirmation to main frame and reply:
STX+0 * A5+0 * 00+0 * FF+Data+CRC16+ETX (Data is any)
2, after main frame receives that slave 4 is replied, send the address of record assignment commands:
STX+0 * 5C+0 * 04+0 * 00+Da ta+CRC16+ETX (Data is any)
After slave 1, slave 2 and slave 3 were received this order, wherein address and the address that oneself is assigned with did not match, and ignore; After slave 4 is received, preserve this address and send affirmation and reply to main frame:
STX+0 * A6+0 * 00+0 * 04+Data+CRC16+ETX (Data is any)
3, main frame sends the address of record assignment commands to slave once more:
STX+0 * 5C+0 * 05+0 * 00+Data+CRC16+ETX (Data is any)
Send 10 times continuously, do not respond, address assignment finishes.
Between slave in this network 1 and slave 2, increase a new slave 5, when between slave 3 and slave 4, increasing simultaneously a new slave 6, at first before inserting slave 5, slave 6, press the initialisation switch of slave 5, slave 6, recovery is dispatched from the factory and is given tacit consent to the 0xff setting, directly inserts network then.After slave 5, slave 6 power on, be checked through initialisation switch and be pressed, then slave 5, slave 6 start initialization, disconnect relay, wait for address assignment.Because slave 6 is positioned at after the slave 5,, that is to say that slave that to have only a no more than address be 0xff links to each other with main frame the moment in the system so under the situation that the relay of slave 5 has disconnected, the address that links to each other with main frame is that the slave of 0xff has only slave 5.
1, main frame can insert the order of searching the 0xff slave when patrolling and examining:
STX+0 * 5B+0 * FF+0 * 00+Data+CRC16+ETX (Data is any)
After slave 1 was received this order, wherein address and the address that oneself is assigned with did not match, and ignore; After slave 5 is received, send affirmation to main frame and reply:
STX+0 * A5+0 * 00+0 * FF+Data+CRC16+ETX (Data is any)
2, after main frame receives that slave 5 is replied, send the address of record assignment commands:
STX+0 * 5C+0 * 05+0 * 00+Data+CRC16+ETX (Data is any)
After slave 1 was received this order, wherein address and the address that oneself is assigned with did not match, and ignore; After slave 5 is received, preserve this address and send affirmation and reply to main frame:
STX+0 * A6+0 * 00+0 * 05+Data+CRC16+ETX (Data is any)
And the while closing relay, connect slave 6.
3, after main frame receives that slave 5 is replied, send the address of record assignment commands:
STX+0 * 5C+0 * 06+0 * 00+Data+CRC16+ETX (Data is any)
After slave 1, slave 5, slave 2 and slave 3 were received this order, wherein address and the address that oneself is assigned with did not match, and ignore; After slave 6 is received, preserve this address and send affirmation and reply to main frame:
STX+0 * A6+0 * 00+0x06+Data+CRC16+ETX (Data is any)
4, main frame sends the address of record assignment commands to slave once more:
STX+0 * 5C+0 * 07+0 * 00+Data+CRC16+ETX (Data is any)
Send 10 times continuously, do not respond, address assignment finishes.
From above exemplary explanation as can be seen, no matter when the electronic switch of which slave disconnects, in the slave of unallocated address, constantly have only one can with main-machine communication, and this slave must be the unallocated address slave the most contiguous with main frame.
Should be understood that the present invention is not limited to disclosed concrete form in the above-mentioned preferred embodiment.For example, the present invention is applicable to that also many masters how from system, in such system, will have a main website to finish address assignment, and remaining main website can not participate in address assignment or be taken as some special slave stations (having certain special mark) and treat.
Although the particular demonstration of the present invention of reference has also been described the present invention, but those of ordinary skill in the art will understand, under situation without departing from the spirit and scope of the present invention, can carry out aforementioned therein and other form and variations in detail, include but not limited to interpolation, minimizing or modified elements or substitute, and/or add, reduce or revise the step of carrying out with identical or different order with equivalent.

Claims (44)

1. the address distribution method in the serial bus system, described serial bus system comprises at least one main frame and at least one slave, described method comprises the following steps:
A. in universal serial bus, the electronics physical switch is set, with the circuit on-off between next described slave of controlling each described slave and being adjacent in described at least one slave each;
B. disconnect each the electronics physical switch in described at least one slave;
C. be after the slave of the most adjacent address to be allocated distributes the address by described main frame, the electronic switch of closed this slave.
2. address distribution method according to claim 1, wherein repeating step c is until whole slaves are finished address assignment.
3. address distribution method according to claim 1, wherein in step b, main frame sends initialization command to slave, to disconnect the electronics physical switch.
4. address distribution method according to claim 1 comprised the following steps: also before step c that wherein main frame sends the address check order to slave, sent to main frame with the slave of inspection matching addresses in the described address check order and confirmed to reply.
5. address distribution method according to claim 1 further comprises steps d: main frame regularly sends the step patrol and examine order to slave, describedly patrols and examines order and comprises each slave addresses.
6. address distribution method according to claim 5 is is wherein saidly patrolled and examined the address that order also is included as initial value.
7. address distribution method according to claim 6 further comprises:
E. in described serial bus system, increase at least one additional slave;
F. the described additional slave of initialization, disconnecting the electronics physical switch of described additional slave, and additional slave addresses is set is initial value;
G. send to main frame with described additional slave for the matching addresses of initial value of patrolling and examining in the order and confirm to reply, preserve the described electronics physical switch of this address and closed described additional slave.
8. address distribution method according to claim 7, wherein repeating step g is until all additional slave is finished address assignment.
9. whether address distribution method according to claim 1 further comprises and judges and effectively to distribute the address less than the step of slave quantity.
10. address distribution method according to claim 1, the initial value of wherein said slave addresses is 0xFF.
11. address distribution method according to claim 1, wherein said electronics physical switch is a relay.
12. a main frame that is used for serial bus system, described serial bus system also comprises at least one slave, and described main frame comprises
Controller;
Communication module links to each other with controller, is used for sending data and receiving data from described at least one slave to described at least one slave;
Memory links to each other with controller, is used for the address date of described at least one slave of access; With
Initialisation switch links to each other with controller, is used for starting when described initialisation switch is activated initialization operation.
13. main frame according to claim 12, wherein said controller comprises:
The initialization command unit is used for after initialisation switch is pressed, and sends initialization command to described at least one slave;
The address assignment command sending unit is used for sending the address assignment order to described at least one slave.
14. main frame according to claim 13, wherein said controller also comprises polling module, is used for regularly sending to described at least one slave patrolling and examining order, wherein saidly patrols and examines the address that order comprises described at least one slave.
15. main frame according to claim 14 is is wherein saidly patrolled and examined the address that order also is included as initial value.
16. main frame according to claim 15, wherein said controller also comprises the abnormality processing module, is used for when polling module finds to have additional slave to insert, and call address assignment commands unit sends the address assignment order to described additional slave.
17. main frame according to claim 13, wherein said controller also comprises the address check command sending unit, is used for sending the address check order to described at least one slave.
18. main frame according to claim 12, wherein said communication module are the RS485 communication modules.
19. main frame according to claim 12, wherein said memory is a nonvolatile memory.
20. main frame according to claim 12, wherein said initialisation switch are the JP jumper switchs or trigger key switch.
21. a slave that is used for serial bus system, described serial bus system also comprises at least one main frame, and described slave comprises
Controller;
Communication module links to each other with controller, is used for to described at least one main frame transmission data with from described at least one host receiving data;
Memory links to each other with controller, is used for the address date of the described slave of access;
The electronics physical switch is connected in the universal serial bus and is positioned at the downstream of communication module; With
Initialisation switch links to each other with controller, is used for starting when described initialisation switch is activated initialization operation.
22. slave according to claim 21, wherein said controller comprises:
The initialization command performance element is used for after initialisation switch is activated, or after receiving the initialization command that described at least one main frame sends, disconnects described electronics physical switch, and is initial value with self address setting;
The address assignment command sending unit is used in the address assignment order of receiving that described at least one main frame sends, and uses the address in the address assignment order to replace the preceding address of distribution, and replys and reply, and connects the electronics physical switch simultaneously.
23. slave according to claim 22, wherein said controller also comprise address check command response unit, are used for after receiving the address check order that described at least one main frame sends, answer is replied.
24. slave according to claim 21, wherein said communication module are the RS485 communication modules.
25. slave according to claim 21, wherein said memory is a nonvolatile memory.
26. slave according to claim 21, wherein said initialisation switch are the JP jumper switchs or trigger key switch.
27. slave according to claim 21, wherein said electronics physical switch is a relay.
28. a system, described system comprises:
At least one main frame;
At least one slave;
The universal serial bus that comprises two-wire;
In wherein said at least one slave each comprises the electronics physical switch, and wherein the two-wire of universal serial bus is drawn from main frame, passes through each the electronics physical switch in described at least one slave successively.
29. system according to claim 28, each in wherein said at least one main frame comprises
Console controller;
Host computer communication module links to each other with console controller, is used for sending data and receiving data from described at least one slave to described at least one slave;
Mainframe memory links to each other with console controller, is used for the address date of described at least one slave of access; With
The main frame initialisation switch links to each other with console controller, is used for starting when described main frame initialisation switch is activated initialization operation.
30. system according to claim 29, wherein said console controller comprises:
The initialization command unit is used for after the main frame initialisation switch is pressed, and sends initialization command to described at least one slave;
Host address assignment commands transmitting element is used for sending the address assignment order to described at least one slave.
31. system according to claim 30, wherein said console controller also comprises polling module, is used for regularly sending to described at least one slave patrolling and examining order, wherein saidly patrols and examines the address that order comprises described at least one slave.
32. system according to claim 31 wherein saidly patrols and examines the address that order also is included as initial value.
33. system according to claim 32, wherein said console controller also comprises the abnormality processing module, is used for when polling module finds to have additional slave to insert, and call address assignment commands unit sends the address assignment order to described additional slave.
34. system according to claim 29, wherein said console controller also comprises the address check command sending unit, is used for sending the address check order to described at least one slave.
35. system according to claim 29, wherein said host computer communication module is the RS485 communication module.
36. system according to claim 29, wherein said mainframe memory is a nonvolatile memory.
37. system according to claim 29, wherein said main frame initialisation switch are the JP jumper switchs or trigger key switch.
38. system according to claim 28, each in wherein said at least one slave comprises
From machine controller;
The slave communication module and links to each other from machine controller,, be used for sending data and from described at least one host receiving data to described at least one main frame;
The slave memory and links to each other from machine controller, is used for the address date of the described slave of access;
The electronics physical switch is connected in the universal serial bus and is positioned at the downstream of communication module; With
The slave initialisation switch and links to each other from machine controller, is used for starting when described slave initialisation switch is activated initialization operation.
39., wherein saidly comprise from machine controller according to the described system of claim 38:
The initialization command performance element is used for after the slave initialisation switch is activated, or after receiving the initialization command of described at least one main frame transmission, disconnect described electronics physical switch, and described slave addresses is set to initial value;
Slave addresses assignment commands transmitting element is used in the address assignment order of receiving that described at least one main frame sends, and uses the address in the address assignment order to replace the preceding address of distribution, and replys and reply, and connects the electronics physical switch simultaneously.
40. according to the described system of claim 39, wherein said controller also comprises address check command response unit, is used for after receiving the address check order that described at least one main frame sends, answer is replied.
41. according to the described system of claim 38, wherein said slave communication module is the RS485 communication module.
42. according to the described system of claim 38, wherein said slave memory is a nonvolatile memory.
43. according to the described system of claim 38, wherein said slave initialisation switch is the JP jumper switch or triggers key switch.
44. according to the described system of claim 38, wherein said electronics physical switch is a relay.
CN200810133595A 2008-07-21 2008-07-21 Method and system for distributing intelligent addresses based on serial bus Pending CN101635637A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN200810133595A CN101635637A (en) 2008-07-21 2008-07-21 Method and system for distributing intelligent addresses based on serial bus
PCT/CN2008/001814 WO2010009584A1 (en) 2008-07-21 2008-10-29 Method and system for smart address assignment based on serial bus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN200810133595A CN101635637A (en) 2008-07-21 2008-07-21 Method and system for distributing intelligent addresses based on serial bus

Publications (1)

Publication Number Publication Date
CN101635637A true CN101635637A (en) 2010-01-27

Family

ID=41569986

Family Applications (1)

Application Number Title Priority Date Filing Date
CN200810133595A Pending CN101635637A (en) 2008-07-21 2008-07-21 Method and system for distributing intelligent addresses based on serial bus

Country Status (2)

Country Link
CN (1) CN101635637A (en)
WO (1) WO2010009584A1 (en)

Cited By (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101895453A (en) * 2010-07-19 2010-11-24 江苏省东方世纪网络信息有限公司 Automatic address identification handshaking method of share type bus under master-slave communication mode
CN101958939A (en) * 2010-10-15 2011-01-26 德讯科技股份有限公司 Automatic distribution method and system for multi-machine communication node equipment key address
CN102200953A (en) * 2010-03-24 2011-09-28 鸿富锦精密工业(深圳)有限公司 Electronic system
CN103246627A (en) * 2012-02-03 2013-08-14 施耐德电器工业公司 Multi-stage subordinate serial communication system and method capable of automatically allocating addresses
CN103634417A (en) * 2012-08-20 2014-03-12 控制技术有限公司 Method for allocating node addresses and computer network architecture
CN103812962A (en) * 2014-02-12 2014-05-21 南京欧帝科技股份有限公司 Automatic device communication address allocation system based on serial interface and working method
CN104243577A (en) * 2014-09-12 2014-12-24 北京能克科技有限公司 Electronic device having automatic networking function and automatic networking method
CN104410557A (en) * 2014-12-25 2015-03-11 深圳中科讯联科技有限公司 Dynamic networking method and communication method based on RS-485
CN105049551A (en) * 2015-08-27 2015-11-11 赵忠义 System and method for automatically distributing address via bus
CN105808396A (en) * 2016-03-04 2016-07-27 浙江大华技术股份有限公司 Chip debugging device, debugging method and SOC (System of Chip) chip system
CN105988404A (en) * 2016-06-30 2016-10-05 深圳市优必选科技有限公司 Server control system
CN106054819A (en) * 2016-06-30 2016-10-26 深圳市优必选科技有限公司 Method for setting preset disconnecting ID for servo mechanism in servo mechanism control system
CN106200560A (en) * 2016-06-30 2016-12-07 深圳市优必选科技有限公司 The servomechanism ID establishing method of servomechanism control system
CN106647393A (en) * 2016-12-13 2017-05-10 东莞力朗电池科技有限公司 CAN bus automatic coding circuit and method
CN106873513A (en) * 2017-03-01 2017-06-20 深圳市亿维自动化技术有限公司 A kind of PLC system and its principal and subordinate link structure
CN107071076A (en) * 2016-12-23 2017-08-18 京信通信技术(广州)有限公司 Device address collocation method in communication system, device and system
CN107566543A (en) * 2017-08-28 2018-01-09 沈阳东软医疗***有限公司 A kind of node identification method to set up and device
CN107682467A (en) * 2017-10-01 2018-02-09 北京迪利科技有限公司 A kind of bus address distribution that communication is realized by powering step by step is with knowing method for distinguishing
CN108234684A (en) * 2016-12-21 2018-06-29 顺丰科技有限公司 The method and system of configuration address
CN108304333A (en) * 2017-12-26 2018-07-20 中国科学院长春光学精密机械与物理研究所 A kind of one master and multiple slaves formula bus
CN108462621A (en) * 2018-03-01 2018-08-28 航天柏克(广东)科技有限公司 A kind of method of the distribution of communication apparatus address and number of devices statistics
CN108616610A (en) * 2018-05-21 2018-10-02 深圳前海有电物联科技有限公司 Address distribution method, host, slave and bus system
CN109059414A (en) * 2018-10-25 2018-12-21 长虹美菱股份有限公司 A kind of display board adaptation method for refrigerator after-sales service
CN109254162A (en) * 2017-07-13 2019-01-22 豪夫迈·罗氏有限公司 Method, laboratory sample dispensing system and the laboratory automation system of operation laboratory sample dispensing system
CN109474717A (en) * 2018-12-18 2019-03-15 中信重工开诚智能装备有限公司 A kind of connection of communication bus and address automatic allocating method
CN109564559A (en) * 2016-08-04 2019-04-02 大陆汽车有限公司 By master unit to it is multiple from unit distribute address methods
CN109951369A (en) * 2017-12-21 2019-06-28 成都长城开发科技有限公司 System based on RS485
CN110137520A (en) * 2019-05-06 2019-08-16 奇瑞汽车股份有限公司 A kind of battery management system slave addresses calibration system and method
CN110412957A (en) * 2019-07-31 2019-11-05 广州市佛达信号设备有限公司 A kind of multimachine motor synchronizing warning lamp control method
CN111030906A (en) * 2019-12-12 2020-04-17 山东鼎维数字技术有限公司 Method for automatically addressing slave station address based on RS485 bus cascade
CN111077813A (en) * 2019-09-26 2020-04-28 深圳市东深电子股份有限公司 Dam safety monitoring data automatic acquisition system and method
CN111225076A (en) * 2018-11-23 2020-06-02 三星Sdi株式会社 Slave module, identification number distribution system and battery pack
CN111241019A (en) * 2019-12-31 2020-06-05 苏州阿德文斯电子科技有限公司 RS485 bus arbitration and address automatic identification method
CN111585820A (en) * 2020-05-13 2020-08-25 贝榕物联(常州)有限公司 Numbering method for multiple slave machines and weighing goods shelf
CN111756872A (en) * 2020-06-18 2020-10-09 浙江鲜达环保科技有限公司 Address setting method, temperature control system and computer readable storage medium
CN112074063A (en) * 2020-09-14 2020-12-11 广州彩熠灯光股份有限公司 Method and device for configuring lamp information
CN112669590A (en) * 2020-12-10 2021-04-16 浙江理工大学 Serial plug-and-play intelligent sensing communication system and automatic addressing method thereof
CN112905508A (en) * 2021-02-01 2021-06-04 浙江中拓合控科技有限公司 Address allocation method, communication device and storage medium for serial communication equipment
CN113271244A (en) * 2021-04-09 2021-08-17 电子科技大学 RS485 bus ad hoc network full-duplex communication system and automatic address addressing method thereof
CN113572675A (en) * 2021-06-30 2021-10-29 摩拜(北京)信息技术有限公司 Communication system for charging and replacing battery cabinet and charging and replacing battery cabinet
CN113645322A (en) * 2021-07-15 2021-11-12 大力电工襄阳股份有限公司 Address code identification method and device based on optical fiber serial communication and application thereof
CN114257468A (en) * 2021-12-10 2022-03-29 湖北迅迪科技有限公司 System and method for realizing address distribution to slave equipment through RS-485 bus
CN114500689A (en) * 2022-01-30 2022-05-13 合肥美的电冰箱有限公司 Bus communication method, device, communication board, household appliance and storage medium
CN116016015A (en) * 2022-12-13 2023-04-25 烟台创为新能源科技股份有限公司 Automatic coding and communication redundancy strategy and equipment for vehicle-mounted equipment
CN116760657A (en) * 2023-06-29 2023-09-15 营口天成消防设备有限公司 Two-bus equipment for fire protection and automatic coding method
CN117135142A (en) * 2023-10-26 2023-11-28 浙江大学 Address allocation device and method for performance test of flexible production line of electric automobile motor
CN117319354A (en) * 2023-11-28 2023-12-29 天合光能股份有限公司 Address configuration method and device for photovoltaic tracking bracket controller

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012141736A (en) * 2010-12-28 2012-07-26 Three M Innovative Properties Co Serial transmission system and slave unit suitable for the same
KR102210890B1 (en) * 2013-06-05 2021-02-02 삼성에스디아이 주식회사 Battery management system, and method of managing the same
CN104833924A (en) * 2015-04-29 2015-08-12 深圳市共济科技有限公司 Serial automatic addressing method and system of lead storage battery internal resistance detection modules
DE102018205082B4 (en) * 2018-04-04 2020-01-02 Continental Automotive Gmbh Vehicle access system with data bus system for teaching a unique installation position
CN111211955B (en) * 2019-11-15 2022-03-29 华为技术有限公司 Method for distributing slave node address and node management system
CN113382094B (en) * 2021-05-20 2023-09-12 西安麦格米特电气有限公司 Module address determining method and device, power module and communication network
CN113587393B (en) * 2021-08-05 2022-11-29 青岛海信日立空调***有限公司 Central air-conditioning control system
CN114531422A (en) * 2021-12-30 2022-05-24 如果新能源科技(江苏)股份有限公司 Bus address automatic allocation and identification method, electronic device, storage medium and program product
CN116962351B (en) * 2023-09-18 2023-12-29 上海红檀智能科技有限公司 Automatic communication address allocation method and device for Internet of things circuit breaker

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4404962C2 (en) * 1994-02-17 1999-12-16 Heidelberger Druckmasch Ag Method and arrangement for configuring functional units in a master-slave arrangement
JPH1165970A (en) * 1997-08-25 1999-03-09 Hitachi Ltd Control system constructing system
CN100485644C (en) * 2004-02-10 2009-05-06 上海新时达电气股份有限公司 Allocator for automatically allocating address to serial bus device and method for controlling the same

Cited By (62)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102200953A (en) * 2010-03-24 2011-09-28 鸿富锦精密工业(深圳)有限公司 Electronic system
CN101895453B (en) * 2010-07-19 2012-08-22 江苏省东方世纪网络信息有限公司 Automatic address identification handshaking method of share type bus under master-slave communication mode
CN101895453A (en) * 2010-07-19 2010-11-24 江苏省东方世纪网络信息有限公司 Automatic address identification handshaking method of share type bus under master-slave communication mode
CN101958939A (en) * 2010-10-15 2011-01-26 德讯科技股份有限公司 Automatic distribution method and system for multi-machine communication node equipment key address
CN103246627A (en) * 2012-02-03 2013-08-14 施耐德电器工业公司 Multi-stage subordinate serial communication system and method capable of automatically allocating addresses
CN103634417A (en) * 2012-08-20 2014-03-12 控制技术有限公司 Method for allocating node addresses and computer network architecture
CN103812962B (en) * 2014-02-12 2017-03-22 南京欧帝科技股份有限公司 Automatic device communication address allocation system based on serial interface and working method
CN103812962A (en) * 2014-02-12 2014-05-21 南京欧帝科技股份有限公司 Automatic device communication address allocation system based on serial interface and working method
CN104243577A (en) * 2014-09-12 2014-12-24 北京能克科技有限公司 Electronic device having automatic networking function and automatic networking method
CN104410557A (en) * 2014-12-25 2015-03-11 深圳中科讯联科技有限公司 Dynamic networking method and communication method based on RS-485
CN105049551A (en) * 2015-08-27 2015-11-11 赵忠义 System and method for automatically distributing address via bus
CN105808396A (en) * 2016-03-04 2016-07-27 浙江大华技术股份有限公司 Chip debugging device, debugging method and SOC (System of Chip) chip system
CN106200560B (en) * 2016-06-30 2018-12-04 深圳市优必选科技有限公司 The servomechanism ID setting method of servomechanism control system
CN106200560A (en) * 2016-06-30 2016-12-07 深圳市优必选科技有限公司 The servomechanism ID establishing method of servomechanism control system
CN106054819A (en) * 2016-06-30 2016-10-26 深圳市优必选科技有限公司 Method for setting preset disconnecting ID for servo mechanism in servo mechanism control system
CN106054819B (en) * 2016-06-30 2018-12-04 深圳市优必选科技有限公司 Servomechanism is default in servomechanism control system disconnects ID setting method
CN105988404B (en) * 2016-06-30 2018-12-04 深圳市优必选科技有限公司 A kind of servomechanism control system
CN105988404A (en) * 2016-06-30 2016-10-05 深圳市优必选科技有限公司 Server control system
CN109564559B (en) * 2016-08-04 2022-09-02 大陆汽车有限公司 Method for allocating addresses to a plurality of slave units by a master unit
US11341077B2 (en) 2016-08-04 2022-05-24 Vitesco Technologies GmbH Method for the assignment of addresses by a master unit to a number of slave units
CN109564559A (en) * 2016-08-04 2019-04-02 大陆汽车有限公司 By master unit to it is multiple from unit distribute address methods
CN106647393A (en) * 2016-12-13 2017-05-10 东莞力朗电池科技有限公司 CAN bus automatic coding circuit and method
CN108234684A (en) * 2016-12-21 2018-06-29 顺丰科技有限公司 The method and system of configuration address
CN107071076A (en) * 2016-12-23 2017-08-18 京信通信技术(广州)有限公司 Device address collocation method in communication system, device and system
CN106873513A (en) * 2017-03-01 2017-06-20 深圳市亿维自动化技术有限公司 A kind of PLC system and its principal and subordinate link structure
CN109254162B (en) * 2017-07-13 2022-06-24 豪夫迈·罗氏有限公司 Method for operating a laboratory sample distribution system, laboratory sample distribution system and laboratory automation system
CN109254162A (en) * 2017-07-13 2019-01-22 豪夫迈·罗氏有限公司 Method, laboratory sample dispensing system and the laboratory automation system of operation laboratory sample dispensing system
CN107566543A (en) * 2017-08-28 2018-01-09 沈阳东软医疗***有限公司 A kind of node identification method to set up and device
CN107566543B (en) * 2017-08-28 2021-02-05 东软医疗***股份有限公司 Node identifier setting method and device
CN107682467A (en) * 2017-10-01 2018-02-09 北京迪利科技有限公司 A kind of bus address distribution that communication is realized by powering step by step is with knowing method for distinguishing
CN109951369A (en) * 2017-12-21 2019-06-28 成都长城开发科技有限公司 System based on RS485
CN108304333A (en) * 2017-12-26 2018-07-20 中国科学院长春光学精密机械与物理研究所 A kind of one master and multiple slaves formula bus
CN108462621A (en) * 2018-03-01 2018-08-28 航天柏克(广东)科技有限公司 A kind of method of the distribution of communication apparatus address and number of devices statistics
CN108462621B (en) * 2018-03-01 2020-12-29 航天柏克(广东)科技有限公司 Method for communication equipment address allocation and equipment quantity statistics
CN108616610A (en) * 2018-05-21 2018-10-02 深圳前海有电物联科技有限公司 Address distribution method, host, slave and bus system
CN109059414A (en) * 2018-10-25 2018-12-21 长虹美菱股份有限公司 A kind of display board adaptation method for refrigerator after-sales service
US11265223B2 (en) 2018-11-23 2022-03-01 Samsung Sdi Co., Ltd. Slave module and number assignment system including the same
CN111225076A (en) * 2018-11-23 2020-06-02 三星Sdi株式会社 Slave module, identification number distribution system and battery pack
CN109474717A (en) * 2018-12-18 2019-03-15 中信重工开诚智能装备有限公司 A kind of connection of communication bus and address automatic allocating method
CN110137520A (en) * 2019-05-06 2019-08-16 奇瑞汽车股份有限公司 A kind of battery management system slave addresses calibration system and method
CN110412957A (en) * 2019-07-31 2019-11-05 广州市佛达信号设备有限公司 A kind of multimachine motor synchronizing warning lamp control method
CN111077813A (en) * 2019-09-26 2020-04-28 深圳市东深电子股份有限公司 Dam safety monitoring data automatic acquisition system and method
CN111077813B (en) * 2019-09-26 2021-04-27 深圳市东深电子股份有限公司 Dam safety monitoring data automatic acquisition system and method
CN111030906A (en) * 2019-12-12 2020-04-17 山东鼎维数字技术有限公司 Method for automatically addressing slave station address based on RS485 bus cascade
CN111241019A (en) * 2019-12-31 2020-06-05 苏州阿德文斯电子科技有限公司 RS485 bus arbitration and address automatic identification method
CN111585820A (en) * 2020-05-13 2020-08-25 贝榕物联(常州)有限公司 Numbering method for multiple slave machines and weighing goods shelf
CN111756872A (en) * 2020-06-18 2020-10-09 浙江鲜达环保科技有限公司 Address setting method, temperature control system and computer readable storage medium
CN112074063B (en) * 2020-09-14 2023-03-24 广州彩熠灯光股份有限公司 Method and device for configuring lamp information
CN112074063A (en) * 2020-09-14 2020-12-11 广州彩熠灯光股份有限公司 Method and device for configuring lamp information
CN112669590A (en) * 2020-12-10 2021-04-16 浙江理工大学 Serial plug-and-play intelligent sensing communication system and automatic addressing method thereof
CN112905508A (en) * 2021-02-01 2021-06-04 浙江中拓合控科技有限公司 Address allocation method, communication device and storage medium for serial communication equipment
CN113271244A (en) * 2021-04-09 2021-08-17 电子科技大学 RS485 bus ad hoc network full-duplex communication system and automatic address addressing method thereof
CN113572675A (en) * 2021-06-30 2021-10-29 摩拜(北京)信息技术有限公司 Communication system for charging and replacing battery cabinet and charging and replacing battery cabinet
CN113645322A (en) * 2021-07-15 2021-11-12 大力电工襄阳股份有限公司 Address code identification method and device based on optical fiber serial communication and application thereof
CN114257468A (en) * 2021-12-10 2022-03-29 湖北迅迪科技有限公司 System and method for realizing address distribution to slave equipment through RS-485 bus
CN114500689A (en) * 2022-01-30 2022-05-13 合肥美的电冰箱有限公司 Bus communication method, device, communication board, household appliance and storage medium
CN114500689B (en) * 2022-01-30 2023-09-08 合肥美的电冰箱有限公司 Bus communication method, device, communication board, household electrical appliance and storage medium
CN116016015A (en) * 2022-12-13 2023-04-25 烟台创为新能源科技股份有限公司 Automatic coding and communication redundancy strategy and equipment for vehicle-mounted equipment
CN116760657A (en) * 2023-06-29 2023-09-15 营口天成消防设备有限公司 Two-bus equipment for fire protection and automatic coding method
CN117135142A (en) * 2023-10-26 2023-11-28 浙江大学 Address allocation device and method for performance test of flexible production line of electric automobile motor
CN117135142B (en) * 2023-10-26 2024-02-06 浙江大学 Address allocation device and method for performance test of flexible production line of electric automobile motor
CN117319354A (en) * 2023-11-28 2023-12-29 天合光能股份有限公司 Address configuration method and device for photovoltaic tracking bracket controller

Also Published As

Publication number Publication date
WO2010009584A1 (en) 2010-01-28

Similar Documents

Publication Publication Date Title
CN101635637A (en) Method and system for distributing intelligent addresses based on serial bus
CN111147619B (en) Method and system for realizing automatic address allocation of RS485 slave equipment locally
CN100524119C (en) Interface of programmable logic controller and expansion module
CN201887792U (en) Multi-protocol conversion gateway
CN101098345B (en) Communication interface and communication method for network household electrical appliance
CN107104836A (en) The firmware upgrade method and device of Zigbee equipment
CN102292682B (en) Method and system for transferring data in an automated control system, and distributed peripheral equipment
CN107566229A (en) The packet control process of intelligent domestic system
CN101405666A (en) Method and control and data transmission system for verifying the installation location of a secure communications component
CN102684923A (en) Self-healing networking method for half-duplex asynchronous communication
CN108800446A (en) Communication means in air-conditioning system and air-conditioning system between unit
CN108592310A (en) Communication means in air-conditioning system and air-conditioning system between unit
CN106452870A (en) Redundancy control method for primary device of CANopen network
CN201335955Y (en) CAN bus intelligent electric device based on CANopen protocol
CN101447894A (en) Identification of physical address of partial node, network configuration and maintaining method, network system
CN103186440A (en) Method, device and system for detecting in-place state of sub cards
CN102598593B (en) The communication network of addressing method and this addressing method of tool
CN110995889A (en) Address allocation system and method
CN112653743B (en) Multi-sensor addressing method, data acquisition equipment and system in RS485 bus
US9959231B2 (en) Data bus coupler and method of operation
CN208015725U (en) Multi-line system
CN210518417U (en) Address allocation system
US8176156B1 (en) Server identification assignment in a distributed switched storage environment
TWI470441B (en) Method and system of intelligent address allocation based on tandem bus
CN102833139A (en) Communication protocol of bus control system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C12 Rejection of a patent application after its publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20100127