CN101615046A - The linear voltage regulator of a kind of ultra low differential pressure and big driving force - Google Patents
The linear voltage regulator of a kind of ultra low differential pressure and big driving force Download PDFInfo
- Publication number
- CN101615046A CN101615046A CN200910138350A CN200910138350A CN101615046A CN 101615046 A CN101615046 A CN 101615046A CN 200910138350 A CN200910138350 A CN 200910138350A CN 200910138350 A CN200910138350 A CN 200910138350A CN 101615046 A CN101615046 A CN 101615046A
- Authority
- CN
- China
- Prior art keywords
- voltage regulator
- circuit
- driving force
- linear voltage
- nmos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Continuous-Control Power Sources That Use Transistors (AREA)
Abstract
The linear voltage regulator of a kind of ultra low differential pressure and big driving force, based on by driving circuit (Buffer), the feedback network of electric resistance partial pressure, error amplifier, reference circuit, the circuit that load is formed, it is characterized in that also comprising NMOS efferent duct and forward boosted charge pump circuit, wherein: the NMOS efferent duct is configured to accept the voltage signal of driving circuit (Buffer) output, and provides corresponding electric current to load; Forward boosted charge pump circuit is configured to accept the voltage signal VIN of linear voltage regulator outside, and is driving circuit (Buffer) power supply.The present invention is particularly suitable for input voltage and the approaching occasion of output voltage, and can provide stronger driving force again, significantly promotes efficient.Therefore the present invention can save chip area under the prerequisite that guarantees low pressure drop and strong two kinds of performances of driving force, saves cost, and has very strong exploitativeness.
Description
Affiliated technical field
The present invention relates to Analogous Integrated Electronic Circuits, belong to a kind of linear voltage regulator, the linear voltage regulator of especially a kind of ultra low differential pressure and big driving force.
Background technology
Linear voltage regulator (Low Dropout Regulator) belongs to a kind of of power management IC, is widely used in the portable set.Than DC-DC (DC-to-dc) converter that uses inductance, it has that cost is low, noise is low and characteristics such as quiescent current is low, simultaneously owing to there is not inductance, does not also have the EMI problem.
The conventional linear voltage stabilizer is usually by the PMOS efferent duct, driving circuit (Buffer), and the feedback network of electric resistance partial pressure, error amplifier and reference circuit are formed.Reference circuit adopts band-gap reference (Bandgap reference) usually, and this module produces a reference potential that changes with working environments such as temperature and power supplys hardly.Output voltage VO UT samples by divider resistance R1, R2, and with the positive input of this signal feedback to error amplifier.The negative input of error amplifier connects reference voltage simultaneously, and the output of error amplifier connects the grid of PMOS efferent duct.When other conditions variations of external loading conditioned disjunction cause linear stabilizer output voltage to change, the output of error amplifier also can change accordingly, adjust the conducting state (similar variable resistor) of PMOS output, and then guarantee that output voltage gets back to steady state (SS).Load capacitance CL is used for a such closed loop feedback system of auxiliary control and keeps stable under various applicable cases, and RL is an equivalent load resistance.
The driving force of linear voltage regulator is determined by following formula:
V
DS>(V
GS-V
TH), the conducting electric current of saturation region PMOS efferent duct satisfies:
μ
pBe the mobility of holoe carrier, C
OXBe the gate oxide electric capacity of unit area, W/L is the breadth length ratio of efferent duct, V
SGFor the gate source voltage of PMOS pipe poor, V
THBe the PMOS pipe threshold.
In order to improve the driving force of PMOS efferent duct, can pass through increases breadth length ratio W/L, but the breadth length ratio increase will increase chip area usually, can bring the increase of chip cost like this, bigger breadth length ratio means bigger stray capacitance simultaneously, can influence the response speed of linear voltage regulator.
NMOS guarantees adequate food and the conducting electric current satisfies: (V
DS>V
GS-V
THUnder the condition)
μ
nBe the mobility of electronic carrier, usually μ
nCompare μ
pGreatly, under same breadth length ratio situation, adopting the NMOS pipe to do driving tube can significantly improve than PMOS driving tube driving force so.
The linear voltage regulator circuit diagram 2 of existing NMOS efferent duct.
Linear voltage regulator pressure drop V
DROPOUTFor:
Linear voltage regulator input voltage V
INWhen dropping to certain critical value, system loses the regulating power to output voltage, V
DROPOUTBe defined as the difference of critical point place input voltage and output voltage.
Do not consider inner static current consumption, the transformation efficiency of linear voltage regulator is:
V
INBe linear voltage regulator input voltage, V
OUTBe linear stabilizer output voltage.
Can see, at identical V
OUTSituation under, VIN is low more, efficient is high more.But descending, at V along with VIN
INNear V
OUTThe time, ignore driving circuit pressure drop V
DS(P), approximate have a V
G≈ V
IN, so:
V
DS=V
IN-V
OUTFormula [4]
V
GS-V
TH=V
IN-V
OUT-V
THFormula [5]
Can not satisfy V
DS≤ V
GS-V
THFormula [6]
Promptly can not enter linear zone.
Mean pressure drop V
DROPOUTBe approximately:
V
DROPOUT≈ V
GS+ V
DS(P) formula [7]
V wherein
DS(P) be the pressure drop of driving stage (Buffer).
The pressure drop V that ignores driving stage (Buffer)
DS(P), approximate have:
V
DROPOUT≈ V
GSFormula [8]
Directly adopt NMOS to cause linear voltage regulator pressure drop height, can not satisfy the occasion that efficient is had relatively high expectations.Therefore, in order to overcome above-mentioned shortcoming, existing linear voltage regulator is improved with regard to being necessary very much.
Summary of the invention
Purpose of the present invention is to overcome the existing deficiency of above-mentioned existing linear voltage regulator circuit, thereby the linear voltage regulator of a kind of NMOS of employing driving tube and charge pump booster circuit is provided, and can satisfy ultra low differential pressure and big driving force simultaneously.
The invention provides the linear voltage regulator of a kind of ultra low differential pressure and big driving force, based on by driving circuit (Buffer) (3), the feedback network of electric resistance partial pressure (4), error amplifier (2), reference circuit (1), the circuit that load (5) is formed is characterized in that also comprising NMOS efferent duct (7) and forward boosted charge pump circuit (8), wherein:
NMOS efferent duct (7) is configured to accept the voltage signal of driving circuit (Buffer) (3) output, and provides corresponding electric current to load (5);
Forward boosted charge pump circuit (8) is configured to accept the voltage signal VIN of linear voltage regulator outside, and is driving circuit (Buffer) (3) power supply.
At the above-mentioned ultra low differential pressure and the linear voltage regulator of big driving force, NMOS efferent duct (7) is configured to the output terminal that grid connects driving circuit (Buffer) (3), the voltage signal VIN of drain connection voltage stabilizer outside, source electrode connects the common VOUT output terminal of feedback network (4) of load (5) and electric resistance partial pressure, and substrate links to each other with source electrode.
At the above-mentioned ultra low differential pressure and the linear voltage regulator of big driving force, NMOS efferent duct (7) on the make must adopt P trap technology.
At the above-mentioned ultra low differential pressure and the linear voltage regulator of big driving force, forward boosted charge pump circuit (8) is configured to accept the voltage signal VIN of linear voltage regulator outside, and carries out boost operations, and output voltage is N (N>1) VIN doubly, i.e. N*VIN;
At the above-mentioned ultra low differential pressure and the linear voltage regulator of big driving force, the output voltage of forward boosted charge pump circuit (8) is driving circuit (Buffer) (3) power supply;
At the above-mentioned ultra low differential pressure and the linear voltage regulator of big driving force, driving circuit (Buffer) (3) is configured to be powered by forward boosted charge pump circuit (8), reception is from the control signal of error amplifier (2), and the control signal of output NMOS efferent duct (7).
At the above-mentioned ultra low differential pressure and the linear voltage regulator of big driving force, driving circuit (Buffer) (3) is configured to by forward boosted charge pump circuit (8) power supply, and its output voltage is used for the grid of driving N MOS efferent duct (7).
At the above-mentioned ultra low differential pressure and the linear voltage regulator of big driving force, the grid of NMOS efferent duct (7) is configured to maximum potential can reach N (N>1) VIN doubly, i.e. N*VIN.
Owing to adopt above-mentioned solution, than the linear voltage regulator that drives of existing P MOS and the linear voltage regulator that drives of NMOS separately, introduce NMOS driving tube and charge pump booster circuit simultaneously, can have the strong driving force of NMOS simultaneously concurrently than PMOS, and low two advantages of pressure drop of linear voltage regulator, thereby be particularly suitable for the approaching occasion of input voltage and output voltage, and can provide stronger driving force again, significantly promote efficient.Therefore the present invention can save chip area under the prerequisite that guarantees above two kinds of performances, saves cost, and has very strong exploitativeness.
With reference to following detailed description and accompanying drawing, can more fully understand various other purpose of the present invention, feature and advantage.
Description of drawings
Fig. 1 is an existing P MOS linear voltage regulator schematic diagram
Fig. 2 is the linear voltage regulator of the existing NMOS of use
Fig. 3 is that the NMOS of the band forward boosting charge pump that uses of the present invention strengthens and drives linear voltage regulator
Fig. 4 is the preferred circuit of 2 times of forward charge pumps using of the present invention
Embodiment
The invention provides the linear voltage regulator (Fig. 3) of a kind of ultra low differential pressure and big driving force, based on by driving circuit (Buffer) (3), the feedback network of electric resistance partial pressure (4), error amplifier (2), reference circuit (1), the circuit that load (5) is formed is characterized in that also comprising NMOS efferent duct (7) and forward boosted charge pump circuit (8), wherein:
NMOS efferent duct (7) is configured to accept the voltage signal of driving circuit (Buffer) (3) output, and provides corresponding electric current to load (5);
Forward boosted charge pump circuit (8) is configured to accept the voltage signal VIN of linear voltage regulator outside, and is driving circuit (Buffer) (3) power supply.
Promote NMOS driving tube grid current potential by introducing charge pump circuit (Chargepump), can fine solution adopt NMOS to cause the high problem of linear voltage regulator pressure drop, and can promote driving force.
V for example
INThe xN of power supply charge pump circuit doubly can provide NV
INVoltage, for example 1.5 times, 2 times, 3 times etc.For example adopt fairly simple 2 times of forward charge pumps (as Fig. 4), only need 2 little stray capacitances and ring oscillator, just can be in CMOS technology fine realization boost function.
INV1 among Fig. 4~INV5 phase inverter looping oscillator, output control signal Φ and Φ, gauge tap S1 and S2 reach V respectively
INBoost to V
CP=2V
INPurpose.
So
V
G(max) can be near NV
IN, satisfy:
V
DS=V
IN-V
OUT≤NV
IN-V
OUT-V
TH=V
GS-V
TH
Formula [9]
V
DS≤(V
GS-V
TH)
Promptly enter linear zone, NMOS pipe conducting resistance R
ONFor:
Can notice V
GS=V
G-V
OUT, NMOS manages grid current potential V so
GHigh more, R
ONJust more little.
Pressure drop V
DROPOUTFor:
I
OUTBe load current, same load current is as NMOS pipe grid current potential V
GHigh more, R
ONJust more little, while V
DROPOUTAlso more little, V
INMore near V
OUTThereby, raise the efficiency.
There is charge pump to power: V
GS1=NV
IN-V
OUTFormula [12]
Contrast does not have among Fig. 2 of charge pump power supply: V
GS2=V
IN-V
OUTFormula [13]
V
GS1>V
GS2Formula [14]
In conjunction with formula [2]
Under same VOUT condition, the maximum current drive ability of NMOS is along with V
GSLifting, also can promote.
Therefore, using the NMOS efferent duct and having the linear voltage regulator of forward boosting charge pump, compare the linear voltage regulator of PMOS efferent duct and the linear voltage regulator of common NMOS efferent duct, under the same chip size, current driving ability can be significantly promoted, and V can be significantly reduced
DROPOUTVoltage makes input and output voltage more approaching, significantly promotes efficient.
On process choice, adopt P trap CMOS technology, NMOS pipe source and substrate connect together, eliminate the influence of the inclined to one side effect of lining to threshold value.Utilize formula
V
TH0Grid voltage when the electron concentration that is defined as the interface equals the majority carrier density of p type substrate, γ is a body-effect coefficient,
| 2 Φ F | be surperficial transoid gesture, V
SBBe source lining electric potential difference.
Work as V
SB=0 o'clock, V
TH=V
THO, can eliminate of the influence of the inclined to one side effect of lining to threshold value.
Introduce work engineering of the present invention below in conjunction with Fig. 3:
The linear voltage regulator of ultra low differential pressure and big driving force comprises the NMOS efferent duct, driving circuit (Buffer), the feedback network of electric resistance partial pressure, error amplifier, reference circuit, load and forward boosted charge pump circuit.
The feedback network of electric resistance partial pressure is connected between NMOS efferent duct and the error amplifier, and the size according to NMOS efferent duct output current provides output voltage, and feedback voltage V FB is provided the inverting input to error amplifier.Feedback network adopts resistance R 1 and R2 divider resistance to constitute, and R1 is connected between VOUT and the VFB, and R2 is connected between VFB and the GND, and the ratio that can be obtained between output voltage VO UT and the feedback voltage V FB by Fig. 3 is VOUT=(1+R1/R2) VFB.
The positive termination reference voltage V REF of error amplifier, negative termination feedback voltage V FB by comparing VREF and VFB, exports suitable voltage to driving circuit (Buffer), plays control NMOS efferent duct gate voltage, and then regulated output voltage.
Driving circuit (Buffer) is to be used for direct driving N MOS efferent duct, because NMOS efferent duct size is generally all bigger, stray capacitance is obvious, in order to improve response speed, must add driving circuit (Buffer).This routine driving circuit adopts the power supply of forward boosting charge pump in addition, and can guarantee like this provides the current potential that is higher than input voltage VIN for the grid of NMOS efferent duct, thereby guarantees the ultra low differential pressure and the big driving force of this linear voltage regulator.
Reference circuit is that the positive terminal for error amplifier provides reference potential, to guarantee suitable output voltage.Adopt band-gap reference circuit in this example, the reference voltage with good temperature characteristics and power supply characteristic can be provided.
The voltage signal VIN of forward boosted charge pump circuit acceptance line voltage stabilizer outside, through boost operations, output voltage is N (N>1) VIN doubly, be N*VIN, and be driving circuit (Buffer) (3) power supply, thereby promote NMOS driving tube grid current potential, can fine solution adopt NMOS to cause the high problem of linear voltage regulator pressure drop, and can promote driving force.
The present invention has lot of advantages.Than the linear voltage regulator that drives of existing P MOS and the linear voltage regulator that drives of NMOS separately, introduce NMOS driving tube and charge pump booster circuit simultaneously, can have the strong driving force of NMOS simultaneously concurrently than PMOS, and low two advantages of pressure drop of linear voltage regulator, thereby be particularly suitable for the approaching occasion of input voltage and output voltage, and can provide stronger driving force again, significantly promote efficient.Therefore the present invention can save chip area under the prerequisite that guarantees above two kinds of performances, saves cost, and has very strong exploitativeness.
Above embodiment is only for the usefulness that the present invention is described, but not limitation of the present invention, person skilled in the relevant technique, under the situation that does not break away from the spirit and scope of the present invention, can also make various conversion or modification, therefore all technical schemes that are equal to also should belong within the category of the present invention, should be limited by each claim, and include within the scope of claim.
Claims (8)
1, the linear voltage regulator of a kind of ultra low differential pressure and big driving force, based on by driving circuit (Buffer) (3), the feedback network of electric resistance partial pressure (4), error amplifier (2), reference circuit (1), the circuit that load (5) is formed is characterized in that also comprising NMOS efferent duct (7) and forward boosted charge pump circuit (8), wherein:
NMOS efferent duct (7) is configured to accept the voltage signal of driving circuit (Buffer) (3) output, and provides corresponding electric current to load (5);
Forward boosted charge pump circuit (8) is configured to accept the voltage signal VIN of linear voltage regulator outside, and is driving circuit (Buffer) (3) power supply.
2, the linear voltage regulator of ultra low differential pressure according to claim 1 and big driving force, it is characterized in that, described NMOS efferent duct (7) is configured to the output terminal that grid connects driving circuit (Buffer) (3), the voltage signal VIN of drain connection voltage stabilizer outside, source electrode connects the common VOUT output terminal of feedback network (4) of load (5) and electric resistance partial pressure, and substrate links to each other with source electrode.
3, the linear voltage regulator of ultra low differential pressure according to claim 2 and big driving force is characterized in that NMOS efferent duct (7) on the make must adopt P trap technology.
4, the linear voltage regulator of ultra low differential pressure according to claim 1 and big driving force, it is characterized in that, described forward boosted charge pump circuit (8), be configured to accept the voltage signal VIN of linear voltage regulator outside, and carry out boost operations, output voltage is N (N>1) VIN doubly, i.e. N*VIN;
5, the linear voltage regulator of ultra low differential pressure according to claim 4 and big driving force is characterized in that, the output voltage of forward boosted charge pump circuit (8) is driving circuit (Buffer) (3) power supply;
6, the linear voltage regulator of ultra low differential pressure according to claim 1 and big driving force, it is characterized in that, driving circuit (Buffer) (3) is configured to be powered by forward boosted charge pump circuit (8), reception is from the control signal of error amplifier (2), and the control signal of output NMOS efferent duct (7).
7, the linear voltage regulator of ultra low differential pressure according to claim 6 and big driving force, it is characterized in that, driving circuit (Buffer) (3) is configured to by forward boosted charge pump circuit (8) power supply, and its output voltage is used for the grid of driving N MOS efferent duct (7).
8, the linear voltage regulator of ultra low differential pressure according to claim 6 and big driving force, it is characterized in that, because being configured to maximum potential, the introducing of forward boosted charge pump circuit (8), the grid of NMOS efferent duct (7) can reach N (N>1) VIN doubly, i.e. N*VIN.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200910138350A CN101615046A (en) | 2009-05-09 | 2009-05-09 | The linear voltage regulator of a kind of ultra low differential pressure and big driving force |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200910138350A CN101615046A (en) | 2009-05-09 | 2009-05-09 | The linear voltage regulator of a kind of ultra low differential pressure and big driving force |
Publications (1)
Publication Number | Publication Date |
---|---|
CN101615046A true CN101615046A (en) | 2009-12-30 |
Family
ID=41494722
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200910138350A Pending CN101615046A (en) | 2009-05-09 | 2009-05-09 | The linear voltage regulator of a kind of ultra low differential pressure and big driving force |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN101615046A (en) |
Cited By (25)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102290984A (en) * | 2011-08-26 | 2011-12-21 | 北京兆易创新科技有限公司 | Charge pump voltage-stabilizing circuit, method for improving output accuracy of same and storage chip |
CN103163927A (en) * | 2011-12-19 | 2013-06-19 | 上海华虹Nec电子有限公司 | Voltage regulation circuit |
CN103187867A (en) * | 2011-12-30 | 2013-07-03 | 海洋王照明科技股份有限公司 | Direct current boosted circuit |
CN103368540A (en) * | 2013-07-26 | 2013-10-23 | 苏州智浦芯联电子科技有限公司 | Automatic-recovery-capable short circuit protection circuit for low dropout linear regulator |
CN103475218A (en) * | 2013-09-11 | 2013-12-25 | 京东方科技集团股份有限公司 | Circuit, method and displaying device for adjusting grid electrode opening voltage |
CN104049668A (en) * | 2014-07-11 | 2014-09-17 | 南京芯力微电子有限公司 | Low-dropout linear voltage stabilizer |
CN104699153A (en) * | 2013-12-10 | 2015-06-10 | 展讯通信(上海)有限公司 | Low-dropout linear regulator |
CN105094193A (en) * | 2014-05-04 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | Low differential pressure voltage stabilizer |
CN105116955A (en) * | 2015-10-09 | 2015-12-02 | 东南大学 | Transient enhancement circuit applied to full-integration LDO |
CN108227816A (en) * | 2018-01-26 | 2018-06-29 | 武汉新芯集成电路制造有限公司 | Low-voltage landing voltage-stablizer |
CN108646841A (en) * | 2018-07-12 | 2018-10-12 | 上海艾为电子技术股份有限公司 | A kind of linear voltage-stabilizing circuit |
CN109116901A (en) * | 2018-10-31 | 2019-01-01 | 上海艾为电子技术股份有限公司 | A kind of linear voltage-stabilizing circuit and integrated circuit |
CN109416553A (en) * | 2018-10-12 | 2019-03-01 | 长江存储科技有限责任公司 | Use the LDO voltage stabilizer of NMOS transistor |
CN110829830A (en) * | 2019-11-19 | 2020-02-21 | 思瑞浦微电子科技(苏州)股份有限公司 | Output self-adaptive charge pump follower circuit based on LDO (low dropout regulator) |
CN111033431A (en) * | 2017-10-12 | 2020-04-17 | 微芯片技术股份有限公司 | On-chip NMOS (N-channel metal oxide semiconductor) capacitor-free LDO (low dropout regulator) for high-speed microcontroller |
CN111414040A (en) * | 2020-04-10 | 2020-07-14 | 上海兆芯集成电路有限公司 | Low dropout linear regulator |
CN111600481A (en) * | 2020-07-23 | 2020-08-28 | 江苏长晶科技有限公司 | Voltage boosting and reducing control system of power supply and control method thereof |
CN111641336A (en) * | 2020-07-01 | 2020-09-08 | 芯颖科技有限公司 | Voltage stabilizing equipment |
CN111801639A (en) * | 2020-04-03 | 2020-10-20 | 深圳市汇顶科技股份有限公司 | Low dropout linear voltage stabilizing circuit |
CN112256081A (en) * | 2020-10-27 | 2021-01-22 | 电子科技大学 | Low dropout regulator with self-adaptive charge pump |
CN113050507A (en) * | 2021-03-26 | 2021-06-29 | 广州穗源微电子科技有限公司 | Control circuit applied to low power supply voltage radio frequency switch |
WO2022057026A1 (en) * | 2020-09-15 | 2022-03-24 | 无锡芯朋微电子股份有限公司 | Internal power generation circuit |
CN114253333A (en) * | 2021-12-16 | 2022-03-29 | 乐鑫信息科技(上海)股份有限公司 | Voltage stabilizer |
CN114815941A (en) * | 2021-01-27 | 2022-07-29 | 北京京东方光电科技有限公司 | Voltage regulation and control circuit |
CN116054307A (en) * | 2022-07-27 | 2023-05-02 | 荣耀终端有限公司 | Power supply control system and electronic equipment |
-
2009
- 2009-05-09 CN CN200910138350A patent/CN101615046A/en active Pending
Cited By (42)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102290984A (en) * | 2011-08-26 | 2011-12-21 | 北京兆易创新科技有限公司 | Charge pump voltage-stabilizing circuit, method for improving output accuracy of same and storage chip |
CN103163927A (en) * | 2011-12-19 | 2013-06-19 | 上海华虹Nec电子有限公司 | Voltage regulation circuit |
CN103163927B (en) * | 2011-12-19 | 2015-12-02 | 上海华虹宏力半导体制造有限公司 | Voltage-regulating circuit |
CN103187867A (en) * | 2011-12-30 | 2013-07-03 | 海洋王照明科技股份有限公司 | Direct current boosted circuit |
CN103368540A (en) * | 2013-07-26 | 2013-10-23 | 苏州智浦芯联电子科技有限公司 | Automatic-recovery-capable short circuit protection circuit for low dropout linear regulator |
CN103368540B (en) * | 2013-07-26 | 2016-04-13 | 苏州智浦芯联电子科技有限公司 | For the short-circuit protection circuit that can automatically recover of low pressure difference linear voltage regulator |
CN103475218A (en) * | 2013-09-11 | 2013-12-25 | 京东方科技集团股份有限公司 | Circuit, method and displaying device for adjusting grid electrode opening voltage |
CN104699153A (en) * | 2013-12-10 | 2015-06-10 | 展讯通信(上海)有限公司 | Low-dropout linear regulator |
CN105094193A (en) * | 2014-05-04 | 2015-11-25 | 中芯国际集成电路制造(上海)有限公司 | Low differential pressure voltage stabilizer |
CN105094193B (en) * | 2014-05-04 | 2017-06-30 | 中芯国际集成电路制造(上海)有限公司 | Low-dropout regulator |
CN104049668A (en) * | 2014-07-11 | 2014-09-17 | 南京芯力微电子有限公司 | Low-dropout linear voltage stabilizer |
CN105116955A (en) * | 2015-10-09 | 2015-12-02 | 东南大学 | Transient enhancement circuit applied to full-integration LDO |
CN111033431A (en) * | 2017-10-12 | 2020-04-17 | 微芯片技术股份有限公司 | On-chip NMOS (N-channel metal oxide semiconductor) capacitor-free LDO (low dropout regulator) for high-speed microcontroller |
CN111033431B (en) * | 2017-10-12 | 2022-01-14 | 微芯片技术股份有限公司 | On-chip NMOS (N-channel metal oxide semiconductor) capacitor-free LDO (low dropout regulator) for high-speed microcontroller |
US10452087B2 (en) | 2018-01-26 | 2019-10-22 | Wuhan Xinxin Semiconductor Manufacturing Co., Ltd. | Low drop-out regulator |
CN108227816A (en) * | 2018-01-26 | 2018-06-29 | 武汉新芯集成电路制造有限公司 | Low-voltage landing voltage-stablizer |
CN108646841A (en) * | 2018-07-12 | 2018-10-12 | 上海艾为电子技术股份有限公司 | A kind of linear voltage-stabilizing circuit |
CN109416553A (en) * | 2018-10-12 | 2019-03-01 | 长江存储科技有限责任公司 | Use the LDO voltage stabilizer of NMOS transistor |
US10423178B1 (en) | 2018-10-12 | 2019-09-24 | Yangtze Memory Technologies Co., Ltd. | LDO regulator using NMOS transistor |
CN109416553B (en) * | 2018-10-12 | 2019-11-08 | 长江存储科技有限责任公司 | Use the LDO voltage stabilizer of NMOS transistor |
CN109116901A (en) * | 2018-10-31 | 2019-01-01 | 上海艾为电子技术股份有限公司 | A kind of linear voltage-stabilizing circuit and integrated circuit |
CN109116901B (en) * | 2018-10-31 | 2023-09-15 | 上海艾为电子技术股份有限公司 | Linear voltage stabilizing circuit and integrated circuit |
CN110829830B (en) * | 2019-11-19 | 2020-10-16 | 思瑞浦微电子科技(苏州)股份有限公司 | Output self-adaptive charge pump follower circuit based on LDO (low dropout regulator) |
CN110829830A (en) * | 2019-11-19 | 2020-02-21 | 思瑞浦微电子科技(苏州)股份有限公司 | Output self-adaptive charge pump follower circuit based on LDO (low dropout regulator) |
CN111801639B (en) * | 2020-04-03 | 2021-06-22 | 深圳市汇顶科技股份有限公司 | Low dropout linear voltage stabilizing circuit |
CN111801639A (en) * | 2020-04-03 | 2020-10-20 | 深圳市汇顶科技股份有限公司 | Low dropout linear voltage stabilizing circuit |
WO2021196233A1 (en) * | 2020-04-03 | 2021-10-07 | 深圳市汇顶科技股份有限公司 | Low-dropout linear voltage stabilizing circuit |
CN111414040A (en) * | 2020-04-10 | 2020-07-14 | 上海兆芯集成电路有限公司 | Low dropout linear regulator |
CN111641336A (en) * | 2020-07-01 | 2020-09-08 | 芯颖科技有限公司 | Voltage stabilizing equipment |
CN111600481A (en) * | 2020-07-23 | 2020-08-28 | 江苏长晶科技有限公司 | Voltage boosting and reducing control system of power supply and control method thereof |
WO2022057026A1 (en) * | 2020-09-15 | 2022-03-24 | 无锡芯朋微电子股份有限公司 | Internal power generation circuit |
CN112256081B (en) * | 2020-10-27 | 2021-07-02 | 电子科技大学 | Low dropout regulator with self-adaptive charge pump |
CN112256081A (en) * | 2020-10-27 | 2021-01-22 | 电子科技大学 | Low dropout regulator with self-adaptive charge pump |
CN114815941A (en) * | 2021-01-27 | 2022-07-29 | 北京京东方光电科技有限公司 | Voltage regulation and control circuit |
CN114815941B (en) * | 2021-01-27 | 2023-11-17 | 北京京东方光电科技有限公司 | Voltage regulation circuit |
CN113050507B (en) * | 2021-03-26 | 2022-02-01 | 广州穗源微电子科技有限公司 | Control circuit applied to low power supply voltage radio frequency switch |
CN113050507A (en) * | 2021-03-26 | 2021-06-29 | 广州穗源微电子科技有限公司 | Control circuit applied to low power supply voltage radio frequency switch |
CN114253333A (en) * | 2021-12-16 | 2022-03-29 | 乐鑫信息科技(上海)股份有限公司 | Voltage stabilizer |
WO2023109824A1 (en) * | 2021-12-16 | 2023-06-22 | 乐鑫信息科技(上海)股份有限公司 | Regulator device |
CN114253333B (en) * | 2021-12-16 | 2023-09-29 | 乐鑫信息科技(上海)股份有限公司 | Voltage stabilizing device |
CN116054307A (en) * | 2022-07-27 | 2023-05-02 | 荣耀终端有限公司 | Power supply control system and electronic equipment |
CN116054307B (en) * | 2022-07-27 | 2023-10-20 | 荣耀终端有限公司 | Power supply control system and electronic equipment |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101615046A (en) | The linear voltage regulator of a kind of ultra low differential pressure and big driving force | |
US10181793B2 (en) | Control circuit for buck-boost power converter with stable bootstrap voltage refresh | |
US8981739B2 (en) | Low power low dropout linear voltage regulator | |
US6617832B1 (en) | Low ripple scalable DC-to-DC converter circuit | |
CN108776502B (en) | Anti-backflow protection circuit of L DO linear voltage regulator | |
US8508963B2 (en) | Step-down switching regulator capable of providing high-speed response with compact structure | |
CN102830742B (en) | Linear stabilizer with low pressure difference | |
CN201527594U (en) | Ultra-low dropout and high-driving power linear voltage regulator | |
US20100194369A1 (en) | Dc-dc converter and switching control circuit | |
CN103475223A (en) | Step-down converter | |
CN102624228B (en) | Pulse width modulation (PWM) control direct current-direct current (DC-DC) converter | |
CN102043417A (en) | LDO regulator, DC-DC convertor and LDO regulation method | |
US20060132998A1 (en) | Power supply circuit | |
US11881780B2 (en) | Dynamic biasing circuit for main comparator to improve load-transient and line-transient performance of buck converter in 100% mode | |
CN100449449C (en) | Circuit for enhancing driving capability of low voltage-difference linear voltage manostat | |
CN102594136A (en) | DC to DC converter | |
CN108062139A (en) | A kind of LDO circuit of the LDO circuit of ultra low quiescent power consumption and the ultra low quiescent power consumption of driving heavy load | |
CN110071630A (en) | A kind of conversion circuit and implementation method of seamless switching decompression and straight-through operating mode | |
CN110829830B (en) | Output self-adaptive charge pump follower circuit based on LDO (low dropout regulator) | |
CN103929060B (en) | Step-down conversion circuit | |
CN211701852U (en) | Voltage reduction module and mobile terminal | |
Kruiskamp et al. | Low drop-out voltage regulator with full on-chip capacitance for slot-based operation | |
US20180331626A1 (en) | Dc/dc converter | |
CN110299843B (en) | Composite DCDC circuit | |
US10992229B2 (en) | Comparator with preamplifier gain adjustment based on overdrive voltage |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
WD01 | Invention patent application deemed withdrawn after publication |
Open date: 20091230 |