CN101436154A - Startup and closedown test system and method of computer mainboard - Google Patents

Startup and closedown test system and method of computer mainboard Download PDF

Info

Publication number
CN101436154A
CN101436154A CNA2007102025357A CN200710202535A CN101436154A CN 101436154 A CN101436154 A CN 101436154A CN A2007102025357 A CNA2007102025357 A CN A2007102025357A CN 200710202535 A CN200710202535 A CN 200710202535A CN 101436154 A CN101436154 A CN 101436154A
Authority
CN
China
Prior art keywords
shutdown
time
testing
delay
test
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CNA2007102025357A
Other languages
Chinese (zh)
Other versions
CN101436154B (en
Inventor
孟武
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hongfujin Precision Industry Shenzhen Co Ltd
Hon Hai Precision Industry Co Ltd
Original Assignee
Hongfujin Precision Industry Shenzhen Co Ltd
Hon Hai Precision Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hongfujin Precision Industry Shenzhen Co Ltd, Hon Hai Precision Industry Co Ltd filed Critical Hongfujin Precision Industry Shenzhen Co Ltd
Priority to CN2007102025357A priority Critical patent/CN101436154B/en
Publication of CN101436154A publication Critical patent/CN101436154A/en
Application granted granted Critical
Publication of CN101436154B publication Critical patent/CN101436154B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

The invention relates to a method for testing the startup and shutdown of a computer mainboard. The method comprises the following steps: (a) testing parameters are set and comprise the testing times, the startup delay time and the shutdown delay time; (b) a startup signal is sent to the mainboard; (c) according to the set startup delay time, timing is begun; (d) when the set startup delay time is reached, whether the system voltage in startup is normal is detected; (e) if the system voltage in startup is abnormal, the step (i) is transferred; otherwise, a shutdown signal is sent to the mainboard; (f) according to the set shutdown delay time, the timing is begun; (g) when the set shutdown delay time is reached, whether the system voltage is normal in shutdown is detected; (h) if the system voltage in shutdown is normal, the step (i) is transferred; otherwise, the shutdown is carried out for validation; (i) a testing result is recorded; and (j) whether the next testing is carried out is judged. The invention also provides a system for testing the startup and shutdown of the computer mainboard. The method and the system can effectively test the startup and shutdown of the computer mainboard.

Description

Computer main-board on-off testing system and method
Technical field
The present invention relates to a kind of computer motherboard test macro and method, particularly a kind of computer main-board on-off testing system and method.
Background technology
Along with popularizing of computing machine, many producers begin a large amount of schedulers to satisfy the demands of consumers, in the process of design and production, need do different tests to computer fittings (as mainboard, display, hard disk), mainboard is the basic place of computing machine, the mainboard test is the necessary work of computing machine research and development, production, manufacturer, and can testing host the normal switch machine be important test event in the mainboard test.
China Intellectual Property Office has disclosed a kind of computer motherboard proving installation in No. 02238767.6 patent of bulletin on September 3rd, 2003, this device comprises: one in order to receive and to explain that one of a particular port address writes data, also this write the command interpretation unit that the data breech lock is preserved, and this command interpretation unit couples with this computer main frame panel mutually via a standard interface; And a test process control module, couple mutually with this command interpretation unit, and connect the power switch and the reset switch of this computer main frame panel via connecting line.
Above-mentioned test computer main-board on-off device can reach the purpose of test, but this device need be connected with computer motherboard via standard interface, reads detecting information from the particular port address.Therefore, this device is big to the dependence of standard interface, if via this standard interface read test information failure, then can not realize the main-board on-off test, if the detecting information mistake that reads, then test result is unreliable.
Summary of the invention
In view of above content, be necessary to propose the computer main-board on-off testing system and the method for a kind of testing host effectively switching on and shutting down.
A kind of computer main-board on-off testing system, whether be used to test described main-board on-off normal, and this system comprises: setting module, be used to set test parameter, described test parameter comprises testing time, start time-delay and shutdown time-delay; The start test module is used to send starting-up signal to mainboard, carries out timing according to the start time-delay of setting, and whether when the start time-delay arrived, whether the system voltage when detecting start was normal, normal to judge start; The shutdown test module is used for just often sending off signal to mainboard when start, carries out timing according to the shutdown time-delay of setting, and whether when the shutdown time-delay arrived, whether the system voltage when detecting shutdown was normal, normal to judge shutdown; The shutdown authentication module, be used for when the undesired time checking of shutdown whether since accident cause shut down undesired; Logging modle is used for logging test results; And determination module, be used for judging whether test according to the test result of testing time of setting and record next time.
A kind of computer main-board on-off method of testing, whether be used for the testing host switching on and shutting down normal, and this method may further comprise the steps: (a) set test parameter, comprise testing time, start time-delay, shutdown time-delay; (b) send starting-up signal to mainboard; (c) pick up counting according to the start time-delay of setting; (d) when the start time-delay of setting arrived, whether the system voltage when detecting start was normal; System voltage during (e) as if start is undesired, then works as Pretesting and does not pass through, and directly forwards step (i) to, otherwise sends off signal to mainboard; (f) pick up counting according to the shutdown time-delay of setting; (g) when the shutdown time-delay of setting arrived, whether the system voltage when detecting shutdown was normal; (h) if the system voltage in when shutdown is normal, then pass through when Pretesting, directly forward step (i) to, otherwise the checking of shutting down if the shutdown checking is passed through, is then worked as Pretesting and is passed through; (i) logging test results; Reach (j) judge whether to test next time according to the testing time of setting and the test result of record.
Described computer main-board on-off testing system and method judge by detection system voltage whether switching on and shutting down are normal, this system and method does not rely on the standard interface of mainboard, not can owing to detecting information read failure or read error causes test crash or test result unreliable.
Description of drawings
Fig. 1 is the running environment figure of computer main-board on-off testing system preferred embodiment of the present invention.
Fig. 2 is the functional block diagram of computer main-board on-off testing system preferred embodiment of the present invention.
Fig. 3 is the process flow diagram of computer main-board on-off method of testing of the present invention preferred embodiment.
Embodiment
As shown in Figure 1, be the running environment figure of computer main-board on-off testing system preferred embodiment of the present invention.This computer main-board on-off testing system 10 operate in a kind of have data-handling capacity and can the electronic hardware of operating software on, as microcontroller (Micro Controlling Unit, MCU).Present embodiment is that example describes with single-chip microcomputer 1, and this single-chip microcomputer 1 is connected with mainboard 4, computer power supply 5, input media 2 and display device 3 respectively.Whether described computer main-board on-off testing system 10 is used for the test parameter according to input media 2 settings, come the switching on and shutting down of testing host 4 normal by the system voltage on the dynamo-electric source 5 of detection computations, and export test result to display device 3.Described display device 3 comprises pilot lamp, alarm and charactron (all not drawing among Fig. 1).Described pilot lamp be used for when mainboard 4 test by the time send test prompt for successful information, described alarm is used for sending the warning message of test crash when mainboard 4 test crashs, described charactron is used to show the current testing time of mainboard 4.This pilot lamp can be that (Light Emitting Diode, LED), this charactron can be seven sections LED charactrons to light emitting diode.
Described mainboard 4 is connected with computer power supply 5, by computer power supply 5 power supplies.If need testing host 4 to enter the switching on and shutting down performance of operating system, mainboard 4 is connected with hard disk (not drawing among Fig. 1).Computer main-board on-off testing system 10 by send the machine open/close signal to mainboard 4 to control its switching on and shutting down, this machine open/close signal is the control signal of the power switch of mainboard 4, i.e. Power Button control signal.Computer power supply 5 can provide a plurality of different system voltages for mainboard 4, as 5V_SYS, 3V_SYS, 12V_SYS.Computer main-board on-off testing system 10 can judge whether the switching on and shutting down of mainboard 4 are normal by the height that detects these system voltages, and present embodiment is by detecting the switching on and shutting down that 5V_SYS comes testing host 4.5V_SYS on computer power supply 5 behind mainboard 4 normal boot-straps is the relative high level that is about 5V, and 5V_SYS is the relative low level that is lower than 2V on computer power supply 5 behind mainboard 4 normal shutdowns.It is relative high level or relative low level that single-chip microcomputer 1 can detect 5V_SYS.5V_SYS is detected in mainboard 4 start backs, if detect less than relative high level, then shows boot failure (it is undesired promptly to shut down); 5V_SYS is detected in mainboard 4 shutdown backs, if detect less than relative low level, then shows the shutdown failure.
As shown in Figure 2, be the functional block diagram of computer main-board on-off testing system 10 preferred embodiments of the present invention.
Described computer main-board on-off testing system 10 comprises: initialization module 100, setting module 101, start test module 102, shutdown test module 103, shutdown authentication module 104, logging modle 105, display module 106 and determination module 107.
Initialization module 100 is used for single-chip microcomputer 1 is carried out the initialization setting, and the initialization setting of single-chip microcomputer 1 comprises being provided with etc. of setting, interruption of setting, the timer of register.
Setting module 101 is used to set test parameter, and this test parameter is imported by input media 2 by the user.Described test parameter comprises testing time, start time-delay and shutdown time-delay.The start time-delay is meant that the shutdown time-delay is meant from sending off signal to the time interval that sends starting-up signal from sending starting-up signal to the time interval that sends off signal.In the present embodiment, starting-up signal and off signal all are the control signals of the power switch of mainboard 4, are momentary signals.If do not need testing host 4 to enter the switching on and shutting down performance of operating system, can set smaller start time-delay and shutdown time-delay, as all being made as 6 seconds; If need testing host 4 to enter the switching on and shutting down performance of operating system, set bigger start time-delay and shutdown time-delay, as all being made as 50 seconds.The user sets test parameter by input media 2 (as keyboard or button).For example, by being 1000 times by the key assignments testing time, start time-delay and shutdown time-delay are 6 seconds.
Start test module 102 is used to send starting-up signal to mainboard 4, and carry out timing according to the start time-delay that setting module 101 is set, detection system voltage when the start time-delay arrives, and judge whether system voltage is relative high level, thus judge whether mainboard 4 starts shooting normally.Behind mainboard 4 normal boot-straps, detected system voltage is relative high level.
Shutdown test module 103 is used for just often sending off signal to mainboard 4 when mainboard 4 starts, and carry out timing according to the shutdown time-delay that setting module 101 is set, detection system voltage when the shutdown time-delay arrives, and judge whether the shutdown system voltage is relative low level, thereby judge whether mainboard 4 shuts down normally.Behind mainboard 4 normal shutdowns, detected system voltage is relative low level.
Shutdown authentication module 104 is used for verifying that this shutdown failure whether because accident causes, enters the error checking result that operating system causes with eliminating when the shutdown failure.Suppose that the start time-delay was made as 50 seconds, computing machine enters operating system in start after 48 seconds, and the test module 102 of then starting shooting sent off signal through 50 seconds after sending starting-up signal, and this moment, mainboard 4 entered operating system.Mainboard 4 can shield this off signal (the shielding time is about 10 seconds) when entering operating system, mainboard 4 can not respond this off signal and cause shutting down undesired.Occur for fear of this situation, testing the checking of shutting down after shutdown is failed, time-delay a period of time (as 10 seconds) sends off signal and detection system voltage once more, if system voltage is not relative low level, then judge not by checking, if system voltage is relative low level, then judge by checking.The shutdown checking can also repeat to send several times off signal and detection system voltage.
Logging modle 105 is used for logging test results.In the test process of a mainboard 4, if start is normal and shutdown normal (shutdown normally comprises by the shutdown checking), then by this time test.Logging modle 105 current testing times of record and the number of times (abbreviation number of pass times) by test in the present embodiment, every test once, current testing time adds 1, the per pass test, number of pass times adds 1.If once do not pass through, then the number of pass times that writes down during end of test (EOT) is 0, if test is each time all passed through in the testing time of setting, and the number of pass times that the writes down during end of test (EOT) testing time that equals to set then.This logging modle 105 can also be selected the unsanctioned number of times of record test.
The charactron that display module 106 is used for control display device 3 when each end of test (EOT) shows current testing time, send the information that test is passed through at the pilot lamp of whole test by time control display device 3, the alarm of control display device 3 sends the warning message of test crash when test crash.If test is each time all passed through in the testing time of setting, then whole test is passed through.If boot failure or shutdown checking are not passed through, then test crash.Can continue shinny by the pilot lamp of control display device 3 or flicker represents that whole test passes through.
Determination module 107 is used for judging whether continue test.If current testing time reaches the testing time of setting greater than number of pass times or current testing time, determination module 107 is judged and is finished test in the present embodiment.Current testing time shows boot failure greater than number of pass times or does not verify by shutdown.Can also select only when current testing time reaches the testing time of setting, to finish test.
As shown in Figure 3, be the process flow diagram of computer main-board on-off method of testing of the present invention preferred embodiment.
Step S200,100 pairs of single-chip microcomputers of initialization module 1 carry out the initialization setting, and the initialization setting of single-chip microcomputer 1 comprises being provided with etc. of setting, interruption of setting, the timer of register.
Step S201, setting module 101 is set test parameter, and by input media 2 inputs, as testing time, start time-delay, shutdown time-delay, can set according to user's actual need by this test parameter by the user for this test parameter.If do not need testing host 4 to enter the switching on and shutting down performance of operating system, can set smaller start time-delay and shutdown time-delay, as all being made as 6 seconds; If need testing host 4 to enter the switching on and shutting down performance of operating system, set bigger start time-delay and shutdown time-delay, as all being made as 50 seconds.
Step S202, start test module 102 sends starting-up signal to mainboard 4, and this starting-up signal is the control signal of mainboard 4 power switches.
Step S203, start test module 102 picks up counting according to the start time-delay of setting.
Step S204, when the start time-delay of setting arrives, start test module 102 detection system voltages.The system voltage that present embodiment detects is the 5V_SYS of computer power supply 5.
Step S205, start test module 102 judges whether system voltage is relative high level, if not, then work as Pretesting and do not pass through, forward step S211 to.
Step S206 if detecting system voltage is relative high level, illustrates that then start is normal in mainboard 4 these test processs, and at this moment, shutdown test module 103 sends off signal to mainboard 4.This off signal is the control signal of power switch.
Step S207, shutdown test module 103 picks up counting according to the shutdown time-delay of setting.
Step S208, when timing during to the shutdown time-delay set, shutdown test module 103 detection system voltages, this system voltage is the 5V_SYS of computer power supply 5.
Step S209, the test module 103 that shuts down judges whether system voltage is relative low level, if detecting system voltage is relative low level, illustrates that mainboard 4 this time shuts down normally in test processs, then works as Pretesting and passes through, and forwards step S211 to.
Step S210 if shutdown test module 103 detected system voltages are not relative low levels, shows the shutdown failure, and the checking of then shutting down enters the error checking result that operating system causes with eliminating.The step of shutdown checking is as follows: 104 time-delays of shutdown authentication module sent off signal after 10 seconds, through the shutdown time-delay back detection system voltage of setting.If detecting system voltage is relative low level, then by checking,, then do not pass through checking if detecting system voltage is not relative low level, if by checking, then work as Pretesting and pass through.
Step S211, logging modle 105 current testing time of record and number of pass times.If it is that relative low level or step S210 verify by shutdown that step S209 detects system voltage, then by this time test, this moment, number of pass times added 1.The once current testing time of every test adds 1.
Step S212, the charactron of display module 106 control display device 3 shows the current testing time of this mainboard 4; If current testing time is greater than number of pass times, the alarm of display module 106 control display device 3 sends warning message; If current testing time reaches the testing time of setting, the pilot lamp of display module 106 control display device 3 continues shinnyly to represent that whole test passes through.
The testing time that test result that step S213, determination module 107 obtain according to logging modle 105 and setting module 101 are set judges whether continue test.If current testing time reaches the testing time of setting greater than number of pass times or current testing time, determination module 107 is judged and is finished test, tests otherwise forward step S202 to next time.
In the flow process of this preferred embodiment, in case boot failure or by shutdown checking just sends warning message and finishes test.This flow process can shorten the test duration, finds the switching on and shutting down fault fast.Can also take other testing process,, continue test next time again, up to reaching the testing time that sets as the each boot failure or the shutdown failure back record frequency of failure.
The foregoing description adopts the order of the back of start test earlier shutdown test according to the general sequence of main-board on-off test, if adopt the order of the back of shutdown test earlier shutdown test, without departing from the spirit or scope of the invention.

Claims (9)

  1. [claim 1] a kind of computer main-board on-off testing system, whether normal, it is characterized in that if being used to test described main-board on-off, and this system comprises:
    Setting module is used to set test parameter, and described test parameter comprises testing time, start time-delay and shutdown time-delay;
    The start test module is used to send starting-up signal to mainboard, carries out timing according to the start time-delay of setting, and whether when the start time-delay arrived, whether the system voltage when detecting start was normal, normal to judge start;
    The shutdown test module is used for just often sending off signal to mainboard when start, carries out timing according to the shutdown time-delay of setting, and whether when the shutdown time-delay arrived, whether the system voltage when detecting shutdown was normal, normal to judge shutdown;
    The shutdown authentication module, be used for when the undesired time checking of shutdown whether since accident cause shut down undesired;
    Logging modle is used for logging test results; And
    Determination module is used for judging whether test according to the test result of testing time of setting and record next time.
  2. [claim 2] computer main-board on-off testing system as claimed in claim 1 is characterized in that this system also comprises display module, is used to show this test result, and described test result comprises current testing time and passes through testing time.
  3. [claim 3] computer main-board on-off testing system as claimed in claim 1 is characterized in that, described starting-up signal and off signal are the control signals of the power switch of mainboard.
  4. [claim 4] computer main-board on-off testing system as claimed in claim 1, it is characterized in that, the specific implementation means of described shutdown test module are: delay time a period of time when shutdown is undesired again, send off signal to mainboard, carry out timing according to the shutdown time-delay of setting, when the shutdown time-delay arrived, whether the system voltage when detecting shutdown was normal, to judge whether by the shutdown checking.
  5. [claim 5] is as claim 1 or 4 described computer main-board on-off testing systems, it is characterized in that, system voltage when described start and shutdown is the system voltage that computer power supply provides, and just often is high level in start, just often is low level in shutdown.
  6. [claim 6] a kind of computer main-board on-off method of testing, whether normal, it is characterized in that if being used for the testing host switching on and shutting down, and this method may further comprise the steps:
    (a) set test parameter, comprise testing time, start time-delay, shutdown time-delay;
    (b) send starting-up signal to mainboard;
    (c) pick up counting according to the start time-delay of setting;
    (d) when the start time-delay of setting arrived, whether the system voltage when detecting start was normal;
    System voltage during (e) as if start is undesired, then works as Pretesting and does not pass through, and directly forwards step (i) to, otherwise sends off signal to mainboard;
    (f) pick up counting according to the shutdown time-delay of setting;
    (g) when the shutdown time-delay of setting arrived, whether the system voltage when detecting shutdown was normal;
    (h) if the system voltage in when shutdown is normal, then pass through when Pretesting, directly forward step (i) to, otherwise the checking of shutting down if the shutdown checking is passed through, is then worked as Pretesting and is passed through;
    (i) logging test results; And
    (j) judge whether to test according to the testing time of setting and the test result of record next time.
    [claim 7] computer main-board on-off method of testing as claimed in claim 6 is characterized in that, also comprises showing this test result after the step of described logging test results, and described test result comprises current testing time and passes through testing time.
  7. [claim 8] computer main-board on-off method of testing as claimed in claim 6 is characterized in that this starting-up signal and off signal are the control signals of the power switch of mainboard.
  8. [claim 9] computer main-board on-off method of testing as claimed in claim 6, it is characterized in that, the concrete grammar of described shutdown checking is: delay time a period of time again, send off signal to mainboard, carry out timing according to the shutdown time-delay of setting, when the shutdown time-delay arrives, system voltage when detecting shutdown, if the system voltage during shutdown is normal, then by the shutdown checking, otherwise not by the shutdown checking.
  9. [claim 10] is as claim 6 or 9 described computer main-board on-off method of testings, it is characterized in that, system voltage when described start and shutdown is the system voltage that computer power supply provides, and just often is high level in start, just often is low level in shutdown.
CN2007102025357A 2007-11-14 2007-11-14 Startup and closedown test system and method of computer mainboard Expired - Fee Related CN101436154B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2007102025357A CN101436154B (en) 2007-11-14 2007-11-14 Startup and closedown test system and method of computer mainboard

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2007102025357A CN101436154B (en) 2007-11-14 2007-11-14 Startup and closedown test system and method of computer mainboard

Publications (2)

Publication Number Publication Date
CN101436154A true CN101436154A (en) 2009-05-20
CN101436154B CN101436154B (en) 2012-05-30

Family

ID=40710601

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2007102025357A Expired - Fee Related CN101436154B (en) 2007-11-14 2007-11-14 Startup and closedown test system and method of computer mainboard

Country Status (1)

Country Link
CN (1) CN101436154B (en)

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101982961A (en) * 2010-10-26 2011-03-02 青岛海信移动通信技术股份有限公司 Method and system for testing power on/off reliability of mobile phone
CN102117237A (en) * 2009-12-30 2011-07-06 鸿富锦精密工业（深圳）有限公司 Test device for motherboard startup and shutdown
CN102375766A (en) * 2010-08-16 2012-03-14 鸿富锦精密工业（深圳）有限公司 On-off test device and method for electronic device
CN102445626A (en) * 2010-10-13 2012-05-09 中兴通讯股份有限公司 Single board testing method and device for the same
CN102446127A (en) * 2010-10-11 2012-05-09 鸿富锦精密工业（深圳）有限公司 Power supply device and method for testing on/off of computer motherboard
CN102479120A (en) * 2010-11-22 2012-05-30 鸿富锦精密工业（深圳）有限公司 Startup/shutdown test system and startup/shutdown test method
CN102572509A (en) * 2011-12-16 2012-07-11 深圳创维数字技术股份有限公司 Set top box starting detection method and device
CN102591769A (en) * 2011-12-27 2012-07-18 奇智软件（北京）有限公司 Method and device for off time detection
CN103383657A (en) * 2012-05-02 2013-11-06 鸿富锦精密工业(武汉)有限公司 Turning on/off testing device and method
CN103389454A (en) * 2012-05-10 2013-11-13 鸿富锦精密工业(武汉)有限公司 Startup-and-shutdown test system and method
CN103970630A (en) * 2014-05-23 2014-08-06 浪潮电子信息产业股份有限公司 Method for testing overall stability of server
CN107167162A (en) * 2017-07-07 2017-09-15 深圳市路畅科技股份有限公司 A kind of method of testing of vehicle mounted guidance, apparatus and system
CN108920307A (en) * 2018-07-10 2018-11-30 郑州云海信息技术有限公司 Server Restart test method, device, equipment and computer readable storage medium
CN109828877A (en) * 2019-01-22 2019-05-31 山东华芯半导体有限公司 A kind of batch system disk SSD power failure test method based on mainboard
CN109840171A (en) * 2019-01-22 2019-06-04 山东华芯半导体有限公司 A kind of simple SSD power failure test method
CN110569074A (en) * 2019-09-09 2019-12-13 上海联影医疗科技有限公司 Computer shutdown method, system and storage medium
CN110955573A (en) * 2019-11-21 2020-04-03 芯发威达电子(上海)有限公司 Control method for computer mainboard test fixture
CN111651306A (en) * 2019-11-13 2020-09-11 芯讯通无线科技（上海）有限公司 Method and system for testing startup and shutdown of communication module
CN111966570A (en) * 2020-07-25 2020-11-20 芯发威达电子(上海)有限公司 Unmanned self-testing method and system for industrial personal computer and electronic equipment
US11448689B2 (en) 2019-05-17 2022-09-20 Pegatron Corporation Electronic device, signal validator, and method for signal validation
CN117074915A (en) * 2023-08-23 2023-11-17 扬州万方科技股份有限公司 Board card soft and hard restarting test system and method based on characteristic keyword monitoring technology

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN2570871Y (en) * 2002-06-18 2003-09-03 威盛电子股份有限公司 Computer motherboard starting up and shutdown testing arrangement
CN1979438A (en) * 2005-12-09 2007-06-13 鸿富锦精密工业（深圳）有限公司 Computer main-board on-off testing system and method
CN101187891A (en) * 2006-11-22 2008-05-28 英业达股份有限公司 Detection device for detecting mainboard and its detection method

Cited By (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102117237A (en) * 2009-12-30 2011-07-06 鸿富锦精密工业（深圳）有限公司 Test device for motherboard startup and shutdown
CN102375766A (en) * 2010-08-16 2012-03-14 鸿富锦精密工业（深圳）有限公司 On-off test device and method for electronic device
CN102375766B (en) * 2010-08-16 2016-05-18 中山市云创知识产权服务有限公司 The on-off test device of electronic installation and method
CN102446127A (en) * 2010-10-11 2012-05-09 鸿富锦精密工业（深圳）有限公司 Power supply device and method for testing on/off of computer motherboard
CN102445626B (en) * 2010-10-13 2015-07-22 中兴通讯股份有限公司 Single board testing method and device for the same
CN102445626A (en) * 2010-10-13 2012-05-09 中兴通讯股份有限公司 Single board testing method and device for the same
CN101982961A (en) * 2010-10-26 2011-03-02 青岛海信移动通信技术股份有限公司 Method and system for testing power on/off reliability of mobile phone
CN101982961B (en) * 2010-10-26 2013-04-10 青岛海信移动通信技术股份有限公司 Method and system for testing power on/off reliability of mobile phone
CN102479120A (en) * 2010-11-22 2012-05-30 鸿富锦精密工业（深圳）有限公司 Startup/shutdown test system and startup/shutdown test method
CN102572509A (en) * 2011-12-16 2012-07-11 深圳创维数字技术股份有限公司 Set top box starting detection method and device
CN102591769A (en) * 2011-12-27 2012-07-18 奇智软件（北京）有限公司 Method and device for off time detection
CN103383657A (en) * 2012-05-02 2013-11-06 鸿富锦精密工业(武汉)有限公司 Turning on/off testing device and method
CN103389454A (en) * 2012-05-10 2013-11-13 鸿富锦精密工业(武汉)有限公司 Startup-and-shutdown test system and method
CN103970630A (en) * 2014-05-23 2014-08-06 浪潮电子信息产业股份有限公司 Method for testing overall stability of server
CN107167162A (en) * 2017-07-07 2017-09-15 深圳市路畅科技股份有限公司 A kind of method of testing of vehicle mounted guidance, apparatus and system
CN108920307A (en) * 2018-07-10 2018-11-30 郑州云海信息技术有限公司 Server Restart test method, device, equipment and computer readable storage medium
CN109828877A (en) * 2019-01-22 2019-05-31 山东华芯半导体有限公司 A kind of batch system disk SSD power failure test method based on mainboard
CN109840171A (en) * 2019-01-22 2019-06-04 山东华芯半导体有限公司 A kind of simple SSD power failure test method
US11448689B2 (en) 2019-05-17 2022-09-20 Pegatron Corporation Electronic device, signal validator, and method for signal validation
CN110569074A (en) * 2019-09-09 2019-12-13 上海联影医疗科技有限公司 Computer shutdown method, system and storage medium
CN111651306A (en) * 2019-11-13 2020-09-11 芯讯通无线科技（上海）有限公司 Method and system for testing startup and shutdown of communication module
CN110955573A (en) * 2019-11-21 2020-04-03 芯发威达电子(上海)有限公司 Control method for computer mainboard test fixture
CN110955573B (en) * 2019-11-21 2023-06-30 芯发威达电子(上海)有限公司 Control method for computer motherboard test fixture
CN111966570A (en) * 2020-07-25 2020-11-20 芯发威达电子(上海)有限公司 Unmanned self-testing method and system for industrial personal computer and electronic equipment
CN117074915A (en) * 2023-08-23 2023-11-17 扬州万方科技股份有限公司 Board card soft and hard restarting test system and method based on characteristic keyword monitoring technology
CN117074915B (en) * 2023-08-23 2024-05-17 扬州万方科技股份有限公司 Board card soft and hard restarting test method based on characteristic keyword monitoring technology

Also Published As

Publication number Publication date
CN101436154B (en) 2012-05-30

Similar Documents

Publication Publication Date Title
CN101436154B (en) Startup and closedown test system and method of computer mainboard
US7447822B2 (en) Hot-plug control system and method
US5644705A (en) Method and apparatus for addressing and testing more than two ATA/IDE disk drive assemblies using an ISA bus
CN102663301B (en) Trusted computer and credibility detection method
CN101738550B (en) Electronic device test device and test method
US20150113178A1 (en) Peripheral component health monitoring apparatus
CN2932488Y (en) Fault detecting device
CN103399254A (en) Board in-situ detection method and device
CN102880527B (en) Data recovery method of baseboard management controller
CN1979438A (en) Computer main-board on-off testing system and method
CN103995760A (en) Computer fault detection device and detection and maintenance method
CN102867158B (en) A kind of switch internal memory method, device and there is the terminal of dual system
US9158646B2 (en) Abnormal information output system for a computer system
US20180157612A1 (en) Server
CN101206599B (en) Method for diagnosis and insulation of computer mainboard equipment
CN106909382B (en) Method and device for outputting different types of system starting information
US10977205B1 (en) HDD detection system
CN103942059A (en) Electronic device with multiple starting modes
CN106547667A (en) A kind of fault cues method and system of mobile terminal
CN102541702A (en) Test method for automatically restarting mainboard and recording debugging datum as well as restarting device of mainboard
CN1368677A (en) Information processing system with debug function on initializing and its method
CN103365735A (en) Transmission interface and method for determining transmission signal
CN106326043A (en) USB based diagnosis device and method
CN114296976A (en) I2C communication fault recovery method and system
CN112805186B (en) CPU mode control circuit, in-vehicle host device, and vehicle

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20120530

Termination date: 20121114