CN101390202B - 用于铝铜键合焊盘的盖层 - Google Patents
用于铝铜键合焊盘的盖层 Download PDFInfo
- Publication number
- CN101390202B CN101390202B CN2007800065818A CN200780006581A CN101390202B CN 101390202 B CN101390202 B CN 101390202B CN 2007800065818 A CN2007800065818 A CN 2007800065818A CN 200780006581 A CN200780006581 A CN 200780006581A CN 101390202 B CN101390202 B CN 101390202B
- Authority
- CN
- China
- Prior art keywords
- layer
- aluminium
- welding pad
- bonding welding
- copper
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05082—Two-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05075—Plural internal layers
- H01L2224/0508—Plural internal layers being stacked
- H01L2224/05083—Three-layer arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05124—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05166—Titanium [Ti] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/05099—Material
- H01L2224/051—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05163—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
- H01L2224/05181—Tantalum [Ta] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45139—Silver (Ag) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45147—Copper (Cu) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48507—Material at the bonding interface comprising an intermetallic compound
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
- H01L2224/486—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/48617—Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950 °C
- H01L2224/48624—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48799—Principal constituent of the connecting portion of the wire connector being Copper (Cu)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01031—Gallium [Ga]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01032—Germanium [Ge]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01042—Molybdenum [Mo]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01044—Ruthenium [Ru]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01045—Rhodium [Rh]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01046—Palladium [Pd]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01047—Silver [Ag]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01073—Tantalum [Ta]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01077—Iridium [Ir]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01083—Bismuth [Bi]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/012—Semiconductor purity grades
- H01L2924/01201—1N purity grades, i.e. 90%
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0494—4th Group
- H01L2924/04941—TiN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/049—Nitrides composed of metals from groups of the periodic table
- H01L2924/0495—5th Group
- H01L2924/04953—TaN
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/1901—Structure
- H01L2924/1904—Component type
- H01L2924/19043—Component type being a resistor
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
用于诸如集成电路的电子器件(10)的键合焊盘(25)经由互连层(16)与下面的器件(14)实现电气连接。键合焊盘具有材料为铝和铜的第一层(24)和第一层(26)上面的,材料是铝并且完全不含铜的第二材料的第二层(26)。第二层(26)作为第一层(24)的盖,用于防止第一层(24)中的铜因残留的化学元素而被腐蚀。诸如金引线的引线(32)可以键合到键合焊盘的第二层(26)。
Description
技术领域
本发明一般涉及半导体器件,并且更具体地,涉及半导体器件中的电气互连结构。
背景技术
半导体具有所需的用于在多种电路组件之间形成电气接触的许多电气互连。常见的电气互连被称为键合焊盘。键合焊盘是从电气集成电路到集成电路外部的点的互连。典型的键合焊盘是由含有少量的铜的铝合金形成的。用于形成半导体器件中的开口以形成键合焊盘的半导体工艺典型地在键合焊盘位置的表面上留下残留化学物质。一个残留化学物质是氟(F)。随后的键合焊盘的形成导致了键合焊盘中使用的铜和铝在氟环境中反应。该反应典型地导致了键合焊盘的局部腐蚀。例如,键合焊盘可能出现凹陷或孔洞,并且不利地影响半导体器件的后继处理。例如,键合焊盘的表面粗糙度的增加导致了随后的与键合焊盘的球键合接触的粘合不太可靠。键合焊盘上的不粘现象导致了引线键合工艺产率的损失。
附图说明
本发明借助于示例进行说明并且不限于附图,其中相同的参考符号表示相似的元件。
图1根据本发明的一个形式以截面的形式说明了键合焊盘结构;
图2以截面的形式说明了具有附连的球键合的图1的键合焊盘;以及
图3根据本发明以截面的形式说明了另一形式的键合焊盘。
本领域的技术人员应认识到,图中的元件被说明用于简化和清楚的目的,没有必要依比例绘制。例如,图中的某些元件的尺寸可能相对于其他元件放大,用以有助于改善对本发明的实施例的理解。
具体实施方式
图1中说明了具有衬底12的半导体器件10。在一个形式中,衬底12由硅、锗或适当的III-V化合物材料形成,诸如可以使用砷化镓(GaAs)。在衬底12中和衬底12上面形成一个或多个有源器件,诸如晶体管14。晶体管14是使用传统工艺形成的传统的晶体管结构,并且因此不作详细讨论。在衬底12上面是一个或多个互连层16。在一个形式中,互连层16由绝缘材料形成,诸如氧化物,并且具有通过该互连层16的多个过孔,以实现针对衬底12的连接。例如,诸如过孔19、过孔21和过孔23的过孔存在于一个或多个互连层16中。过孔19以非线性的路径通过一个或多个互连层16,实现针对晶体管14的栅极的电气接触。在一个或多个互连层16上面形成最终金属部分18,其与过孔19、21和23相接触。最终金属部分18由铜形成。用于最终金属部分18的铜是尽可能纯的。在一个形式中,通过电镀并且随后使用化学机械抛光(CMP)工艺来形成,以使最终金属部分18的上表面和一个或多个互连层16的上表面平整化。在一个或多个互连层16上面是构图的或刻蚀的钝化层20。该钝化层20被构图或被刻蚀以使最终金属部分18的一部分而非全部的上表面暴露。钝化层20可由氧化物或氮化物形成并且具有使最终金属部分18暴露的开口。在最终金属部分18上面以及沿钝化层20的暴露的侧壁形成阻挡层22。在一个形式中,阻挡层22由下列传导材料中的一个形成:钽或钛。此外,双层结构可用于阻挡层。在双层实现方案中,材料钽和氮化钽或者钛和氮化钛用于阻挡层22。通过所选材料的选择性淀积形成阻挡层22。阻挡层22用于保护下面的最终金属部分18或者铜,防止其扩散到随后形成的任何上面的材料中。阻挡层22的尺寸不是严格的并且可以依赖于特定应用而改变。例如,阻挡层22的长度可以横向延伸,如图1中所示。厚度依赖于工艺并且典型地小于500埃。
在阻挡层22上面形成键合焊盘层24。键合焊盘层24由铝和铜形成,其中铜少于1%。在一个形式中,铜的百分比是0.5%。应当理解,由于阻挡层22将键合焊盘层24和最终金属部分18隔开,因此不存在从最终金属部分18迁移到键合焊盘层24中的铜。键合焊盘层24上面是盖层26。在一个形式中,盖层26是纯铝或铝合金。如此处使用的术语“纯铝”意味着含有至少98%的铝的材料。在一个形式中,期望具有99.9%的铝的纯铝盖层26。在使用铝合金时,纯铝与下列材料中一个组合:钯(Pd)、镍(Ni)、金(Au)、铂(Pt)、钌(Ru)、铑(Rh)、铱(Ir)、铈(Ce)和钼(Mo)。所得到的金属互连产生了键合焊盘25。盖层26的功能是提供用于引线键合或块接触的平滑表面。应当注意,盖层26与键合焊盘层24的结合使用允许引线键合形成到没有凹陷或其他腐蚀的金属表面。用于实现引线键合接触的上部的金属表面是不含铜的。因此,半导体处理中使用的和与铜-铝合金反应的化学物质不能不利地影响该公开结构的键合表面。
图2中说明了图1的键合焊盘25的进一步处理。在所说明的形式中,在盖层26的预定部分上形成金球键合30。金球键合30是通过传统的处理形成的,其中将超声或热能量施加到金球30和盖层26的顶表面之间的界面。施加到该界面的热超声能量足够用于擦净或移除留在盖层26上的任何固有的氧化铝层并且形成金铝金属互化物。因此,盖层26上形成的金球键合30形成了低电阻电气接触。
应当理解,其他金属可用于实现球键合30。其他金属包含铜和银及其合金。金球键合30可以横向沿盖层26放置在任何位置,包含紧邻最终金属部分18上方。不论金球键合30安置在何处,由于盖层26由纯铝形成并且不会因形成盖层26和形成金球键合30的步骤之间使用的处理化学物质而腐蚀,因此能实现针对盖层26的良好的电气连接。应当理解,由于金球键合30是传统地形成的,并且因此将不作进一步详细描述。然后使传导引线32与金球键合30接触,用于允许从金球键合30到待确定位置(未示出)的电气连接。引线32通常具有与球键合相同的材料并且典型地是纯铜、铜合金、纯金、金合金、纯银或者银合金中的一个,其中“纯”意味着至少98%的纯度。
图3中说明了可替换的实施例,其说明了具有键合焊盘55的半导体器件40。特别地,提供衬底42,其具有在其中形成的互连46。互连46是诸如金属的传导材料。衬底42可由硅、锗或者适当的III-V化合物材料形成,诸如砷化镓(GaAs)。在衬底42的上部表面上形成键合焊盘44。在一个形式中,键合焊盘44是铜、铝、铜合金或铝合金。键合焊盘44是传导的并且是铝合金。在一个形式中,铝合金含有0.5%的铜。在另一形式中,铝合金含有1%的硅。
在键合焊盘44上面可选地形成阻挡层50。在一个形式中,阻挡层由下列传导材料中一个形成:钽或钛。此外,双层结构可用于阻挡层50。在双层结构实现方案中,材料钽和氮化钽或者钛和氮化钛用于阻挡层50。在提供阻挡层50时,其用于通过防止键合焊盘44中的任何铜或硅扩散到后继形成的任何上面的材料中,保护下面的键合焊盘44。在阻挡层50上面形成盖层52。在不使用阻挡层50时,盖层52可以直接形成在键合焊盘44上。阻挡层50和盖层52均通过衬底42上面的均厚淀积(blanket deposition)形成,诸如溅射。阻挡层50和盖层52被构图以导致如图3中说明的层。在一个形式中,盖层52由纯铝或铝合金制成。此时,在处理中,均厚淀积钝化层48。钝化层48是电绝缘材料,诸如氧化物或氮化物。钝化层48被构图以产生其中形成键合焊盘55的开口。在开口中使一部分盖层52暴露。此时,在处理中,金球键合54直接形成在暴露的盖层52上。应当理解,其他金属可用于实现球键合54。金球键合54具有与之附连的引线56,用于将键合焊盘55连接到未说明的点。
到此为止,应当认识到,提供了一种用于制造具有键合焊盘的半导体器件的方法。该键合焊盘不具有由处理过程中通常使用的残留化学物质所产生的腐蚀效应。因此,此处公开的键合焊盘是可靠的并且呈现出最小的产率减小。管芯内的所有键合焊盘在表面完整性上也是一致的。
在一个形式中,此处提供了一种具有键合焊盘电子器件,该键合焊盘具有第一材料的第一层,第一材料包含铝和铜。第二材料的第二层位于第一层上方,第二材料包括铝,第二材料完全不含铜。因此第二层的第二材料是基于铝的。在一个形式中,第一材料包含重量上至少95%的铝并且包括重量上少于1%的铜。在另一形式中,第二材料包含重量上至少98%的铝。在另一形式中,第二材料包含至少如下材料的一个:钯、镍、金、铂、钌、铑、铱、铈和钼。还是在另一形式中,第二材料是重量上至少99.9%的铝。还是在另一形式中,第二材料包含钯,其中钯在重量上少于1%。在进一步的另一形式中,该电子器件进一步包含引线,其键合到第二层。还是在另一形式中,引线包含重量上至少99%的金。在另一形式中,该器件具有包含半导体材料的至少一个晶体管和该至少一个晶体管上方的互连层。该互连层包含导电互连,其中键合焊盘电气耦合到传导互连。还是在另一形式中,键合焊盘包含位于第一层和第二层之间的阻挡层。
还是在另一形式中,提供了一种形成电子器件的方法。形成键合焊盘的第一层,第一层具有第一材料,第一材料包含铝和铜。在第一层上方形成键合焊盘的第二层,第二层具有第二材料,第二材料包含铝,第二材料完全不含铜。还是在另一形式中,第一材料包含重量上至少95%的铝并且重量上少于1%的铜。还是在另一形式中,第二材料包含重量上至少98%的铝。在另一形式中,第二材料包含至少如下材料的一个:钯、镍、金、铂、钌、铑、铱、铈和钼。在另一形式中,第二材料是重量上至少99.9%的铝。在另一形式中,第二材料包括钯,其中钯在重量上少于1%。在另一形式中,引线键合到键合焊盘的第二层。还是在另一形式中,引线是重量上至少99%的金。还是在另一形式中,形成包含半导体材料的晶体管。在晶体管上方形成互连层,互连层包含导电互连。键合焊盘电气耦合到互连。在另一形式中,键合焊盘的第一层的形成包含在晶片上方形成第一材料的第一层。键合焊盘的第二层的形成包含在晶片上方的第一材料的第一层上方形成第二材料的第二层。键合焊盘的第一层的形成包含在晶片上方的第一材料的第一层上方形成第二材料的第二层之后,对晶片上方的第一材料的第一层构图。键合焊盘的第二层的形成包含对晶片上方的第一材料的第一层上方的第二材料的第二层构图。
还是在另一形式中,此处提供了一种通过形成键合焊盘形成电子器件的方法,键合焊盘包含第一材料的第一层,第一材料包含重量上至少95%的铝,并且第一材料包含铜。键合焊盘包含第一层上方的第二材料的第二层,第二材料具有与第一材料不同的组合物。第二材料具有下列组合物的一个:1)重量上至少95%的铝并且包含至少一个由钯、镍、金、铂、钌、铑、铱、铈和钼构成的组中的一个;或者2)重量上至少99.9%的铝。引线键合到键合焊盘的第二层。
在前面的说明书中,通过参考特定实施例描述了本发明。然而,本领域的普通技术人员应认识到,在不偏离下面权利要求中阐述的本发明的范围的前提下,可以进行多种修改和改变。例如,可以产生键合焊盘轮廓的多种宽度和高度。尽管此处描述的键合焊盘实施例可以与超精细的引线键合间距结合使用,但是该键合焊盘可用于范围广泛的电路尺寸。
因此,说明书和附图应被视为说明性的而非限制性的,并且所有该修改应包含在本发明的范围内。上文参考特定实施例已经描述了益处、其他优点和对问题的解决方案。然而,该益处、优点、对问题的解决方案、以及可以导致任何益处、优点或解决方案的发生或者使其变得更加显著的任何元件不应被解释为任何或所有权利要求的关键的、必需的或本质的特征或元件。如此处使用的术语“包括”或者其任何其他变化形式应该涵盖非排他性的内含物,由此包括元件列表的工艺、方法、产品或装置不仅包含这些元件,而且可以包含未明确列出的或对于该工艺、方法、产品或装置所固有的其他元件。如此处使用的术语“一个”被定义为一个或不止一个。如此处使用的术语“多个”被定义为两个或多于两个。如此处使用的术语“另一”被定义为至少第二个或更多。如此处使用的术语“包含”和/或“具有”被定义为包括(即,开放式语言)。如此处使用的术语“耦合”被定义为连接,但是没有必要是直接连接,也没有必要是机械连接。
Claims (7)
1.一种电子器件(10),包括:
键合焊盘(25),所述键合焊盘包括:
金属部分(18),用于从上方形成电气接触;
第一传导层(22),在所述金属部分上面并且与所述金属部分(18)接触,所述第一传导层通过保护下面的所述金属部分防止其扩散至上面的材料而成为阻挡;
第一材料的第二传导层(24),在所述第一传导层上面,并且与所述第一传导层接触,所述第一材料包括铝和铜;以及
第二材料的第三传导层(26),在所述第二传导层上方,并且与所述第二传导层接触,所述第二材料包括铝并且完全不含铜,而且至少包括钯,其中所述钯在重量上少于1%;以及
传导球键合和引线,与所述第三传导层(26)直接接触。
2.如权利要求1所述的电子器件,其中所述第一材料包括重量上至少95%的铝和重量上少于1%的铜。
3.如权利要求1所述的电子器件,其中所述第二材料包括重量上至少98%的铝。
4.如权利要求1所述的电子器件,其中所述第二材料是重量上至少99.9%的铝。
5.如权利要求1所述的电子器件,进一步包括:
衬底(12);
晶体管(14),形成在所述衬底(12)之内和上方;以及
一个或多个互连层(16),在所述衬底(12)上面,用于形成到所述晶体管(14)的电气接触,其中,所述一个或更多互连层(16)中的至少一个包括所述金属部分(18)。
6.如权利要求5所述的电子器件,其中所述引线包括重量上至少99%的金。
7.如权利要求1所述的电子器件,进一步包括:
多个互连层(16),在所述金属部分下面,并且包括多个过孔(19,21,23);以及
晶体管(14),包括连接至所述多个过孔之一(19)的栅极。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/360,336 US7656045B2 (en) | 2006-02-23 | 2006-02-23 | Cap layer for an aluminum copper bond pad |
US11/360,336 | 2006-02-23 | ||
PCT/US2007/060845 WO2007098306A2 (en) | 2006-02-23 | 2007-01-22 | Cap layer for an aluminum copper bond pad |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101390202A CN101390202A (zh) | 2009-03-18 |
CN101390202B true CN101390202B (zh) | 2012-01-18 |
Family
ID=38427366
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2007800065818A Expired - Fee Related CN101390202B (zh) | 2006-02-23 | 2007-01-22 | 用于铝铜键合焊盘的盖层 |
Country Status (5)
Country | Link |
---|---|
US (1) | US7656045B2 (zh) |
KR (1) | KR101339517B1 (zh) |
CN (1) | CN101390202B (zh) |
TW (1) | TW200805530A (zh) |
WO (1) | WO2007098306A2 (zh) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20090075347A (ko) * | 2008-01-04 | 2009-07-08 | 삼성전자주식회사 | 본딩 패드 구조물 및 그의 제조 방법, 및 본딩 패드구조물을 갖는 반도체 패키지 |
US8101871B2 (en) * | 2009-05-26 | 2012-01-24 | Lsi Corporation | Aluminum bond pads with enhanced wire bond stability |
US20120103668A1 (en) * | 2010-10-28 | 2012-05-03 | Great Team Backend Foundry, Inc. | Chip Package |
JP5677115B2 (ja) * | 2011-02-07 | 2015-02-25 | セイコーインスツル株式会社 | 半導体装置 |
US8722530B2 (en) * | 2011-07-28 | 2014-05-13 | Freescale Semiconductor, Inc. | Method of making a die with recessed aluminum die pads |
US8866298B2 (en) * | 2013-01-11 | 2014-10-21 | Infineon Technologies Ag | Bonded system with coated copper conductor |
CN103151280B (zh) * | 2013-03-04 | 2015-07-22 | 哈尔滨工业大学(威海) | 一种金丝与铜箔的连接方法 |
KR102497595B1 (ko) * | 2016-01-05 | 2023-02-08 | 삼성전자주식회사 | 패키지 기판, 이를 제조하는 방법 및 패키지 기판을 포함하는 패키지 장치 |
CN106057759B (zh) * | 2016-07-22 | 2019-06-18 | 上海芯导电子科技有限公司 | 一种用于打线封装的半导体结构 |
US11495561B2 (en) | 2020-05-11 | 2022-11-08 | X Display Company Technology Limited | Multilayer electrical conductors for transfer printing |
US20230317669A1 (en) * | 2020-08-11 | 2023-10-05 | Lg Electronics Inc. | Display device using semiconductor light-emitting element, and method for manufacturing same |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6376353B1 (en) * | 2000-07-03 | 2002-04-23 | Chartered Semiconductor Manufacturing Ltd. | Aluminum and copper bimetallic bond pad scheme for copper damascene interconnects |
Family Cites Families (32)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS62216339A (ja) * | 1986-03-18 | 1987-09-22 | Nippon Denso Co Ltd | 半導体装置およびその製造方法 |
US5019891A (en) * | 1988-01-20 | 1991-05-28 | Hitachi, Ltd. | Semiconductor device and method of fabricating the same |
JPH01298743A (ja) * | 1988-05-27 | 1989-12-01 | Hitachi Ltd | 半導体装置 |
JPH0263126A (ja) * | 1988-08-29 | 1990-03-02 | Seiko Epson Corp | 半導体装置 |
US5192374A (en) * | 1991-09-27 | 1993-03-09 | Hughes Aircraft Company | Chromium-free method and composition to protect aluminum |
US5346858A (en) * | 1992-07-16 | 1994-09-13 | Texas Instruments Incorporated | Semiconductor non-corrosive metal overcoat |
US5380401A (en) * | 1993-01-14 | 1995-01-10 | Micron Technology, Inc. | Method to remove fluorine residues from bond pads |
WO1995002900A1 (en) * | 1993-07-15 | 1995-01-26 | Astarix, Inc. | Aluminum-palladium alloy for initiation of electroless plating |
US5461008A (en) * | 1994-05-26 | 1995-10-24 | Delco Electronics Corporatinon | Method of preventing aluminum bond pad corrosion during dicing of integrated circuit wafers |
JPH10233408A (ja) * | 1997-02-21 | 1998-09-02 | Nec Corp | 金属接合構造及び半導体装置 |
US5942448A (en) * | 1997-02-24 | 1999-08-24 | Sarnoff Corporation | Method of making contacts on an integrated circuit |
US6452271B2 (en) * | 1998-07-31 | 2002-09-17 | Micron Technology, Inc. | Interconnect component for a semiconductor die including a ruthenium layer and a method for its fabrication |
US6413576B1 (en) * | 1998-10-05 | 2002-07-02 | Kulicke & Soffa Investments, Inc. | Semiconductor copper bond pad surface protection |
US6457234B1 (en) * | 1999-05-14 | 2002-10-01 | International Business Machines Corporation | Process for manufacturing self-aligned corrosion stop for copper C4 and wirebond |
US6544880B1 (en) * | 1999-06-14 | 2003-04-08 | Micron Technology, Inc. | Method of improving copper interconnects of semiconductor devices for bonding |
JP3319513B2 (ja) * | 1999-09-02 | 2002-09-03 | 日本電気株式会社 | 銅配線の形成方法 |
JP2001185670A (ja) * | 1999-12-10 | 2001-07-06 | Texas Instr Inc <Ti> | リードフレームとその製法 |
JP2002076051A (ja) * | 2000-09-01 | 2002-03-15 | Nec Corp | 半導体装置のボンディングパッド構造及びボンディング方法 |
US6613671B1 (en) * | 2000-03-03 | 2003-09-02 | Micron Technology, Inc. | Conductive connection forming methods, oxidation reducing methods, and integrated circuits formed thereby |
DE60109339T2 (de) * | 2000-03-24 | 2006-01-12 | Texas Instruments Incorporated, Dallas | Verfahren zum Drahtbonden |
US6435398B2 (en) * | 2000-06-01 | 2002-08-20 | Texas Instruments Incorporated | Method for chemically reworking metal layers on integrated circuit bond pads |
US6534863B2 (en) * | 2001-02-09 | 2003-03-18 | International Business Machines Corporation | Common ball-limiting metallurgy for I/O sites |
US6727593B2 (en) * | 2001-03-01 | 2004-04-27 | Kabushiki Kaisha Toshiba | Semiconductor device with improved bonding |
EP2273544A3 (en) * | 2001-12-14 | 2011-10-26 | STMicroelectronics S.r.l. | Semiconductor electronic device and method of manufacturing thereof |
US6709965B1 (en) * | 2002-10-02 | 2004-03-23 | Taiwan Semiconductor Manufacturing Company | Aluminum-copper bond pad design and method of fabrication |
JP2004221098A (ja) * | 2003-01-09 | 2004-08-05 | Renesas Technology Corp | 半導体装置およびその製造方法 |
US20050001316A1 (en) * | 2003-07-01 | 2005-01-06 | Motorola, Inc. | Corrosion-resistant bond pad and integrated device |
US6927493B2 (en) * | 2003-10-03 | 2005-08-09 | Texas Instruments Incorporated | Sealing and protecting integrated circuit bonding pads |
US7056820B2 (en) * | 2003-11-20 | 2006-06-06 | International Business Machines Corporation | Bond pad |
US7183656B2 (en) * | 2005-01-25 | 2007-02-27 | International Business Machines Corporation | Bilayer aluminum last metal for interconnects and wirebond pads |
US7595560B2 (en) * | 2005-02-22 | 2009-09-29 | Nec Electronics Corporation | Semiconductor device |
US20070015300A1 (en) * | 2005-07-15 | 2007-01-18 | Yu-Chuan Liu | Method for fabricating a light-emitting device |
-
2006
- 2006-02-23 US US11/360,336 patent/US7656045B2/en not_active Expired - Fee Related
-
2007
- 2007-01-22 WO PCT/US2007/060845 patent/WO2007098306A2/en active Application Filing
- 2007-01-22 CN CN2007800065818A patent/CN101390202B/zh not_active Expired - Fee Related
- 2007-01-22 KR KR1020087020577A patent/KR101339517B1/ko active IP Right Grant
- 2007-02-01 TW TW096103631A patent/TW200805530A/zh unknown
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6376353B1 (en) * | 2000-07-03 | 2002-04-23 | Chartered Semiconductor Manufacturing Ltd. | Aluminum and copper bimetallic bond pad scheme for copper damascene interconnects |
Non-Patent Citations (1)
Title |
---|
JP昭62-216339A 1987.09.22 |
Also Published As
Publication number | Publication date |
---|---|
WO2007098306A2 (en) | 2007-08-30 |
CN101390202A (zh) | 2009-03-18 |
KR101339517B1 (ko) | 2013-12-10 |
US7656045B2 (en) | 2010-02-02 |
WO2007098306A3 (en) | 2008-10-30 |
KR20080107386A (ko) | 2008-12-10 |
US20070194460A1 (en) | 2007-08-23 |
TW200805530A (en) | 2008-01-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101390202B (zh) | 用于铝铜键合焊盘的盖层 | |
TW490793B (en) | Semiconductor device and method of formation | |
US7262126B2 (en) | Sealing and protecting integrated circuit bonding pads | |
CN100386857C (zh) | 制备用于电连接的导电座的方法及形成的导电座 | |
US20080227285A1 (en) | Wirebond structure and method to connect to a microelectronic die | |
US20160126186A1 (en) | Bond pad structure with dual passivation layers | |
US7615866B2 (en) | Contact surrounded by passivation and polymide and method therefor | |
CN107431000A (zh) | 其上具有钴互连层及焊料的金属接合垫 | |
US20100052174A1 (en) | Copper pad for copper wire bonding | |
US20150194398A1 (en) | Conductive Lines and Pads and Method of Manufacturing Thereof | |
US7632759B2 (en) | Semiconductor device with front side metallization and method for the production thereof | |
US20160148883A1 (en) | Bond Pad Having Ruthenium Covering Passivation Sidewall | |
JP2020053484A (ja) | 半導体装置及びその製造方法 | |
US20070170585A1 (en) | Composite integrated device and methods for forming thereof | |
US9502248B1 (en) | Methods for making a semiconductor chip device | |
CN103367243A (zh) | 通过氧化形成浅通孔 | |
US5563449A (en) | Interconnect structures using group VIII metals | |
JP2006261552A (ja) | 半導体装置及びその製造方法 | |
CN111105990A (zh) | 一种适用于铜金属化半导体器件的薄膜结构及其制备方法 | |
JP2002334897A (ja) | 半導体装置のバンプ構造及びその製造方法 | |
US20210028060A1 (en) | Contact fabrication to mitigate undercut | |
JP3773840B2 (ja) | エッチング方法 | |
CN101853829B (zh) | 半导体结构及其制造方法 | |
JP2009060028A (ja) | 半導体装置及びその製造方法 | |
JPH03131036A (ja) | 半導体装置の製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CP01 | Change in the name or title of a patent holder | ||
CP01 | Change in the name or title of a patent holder |
Address after: Texas in the United States Patentee after: NXP USA, Inc. Address before: Texas in the United States Patentee before: FREESCALE SEMICONDUCTOR, Inc. |
|
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120118 Termination date: 20220122 |