CN101383273B - 制造半导体器件的方法 - Google Patents
制造半导体器件的方法 Download PDFInfo
- Publication number
- CN101383273B CN101383273B CN200810213479.1A CN200810213479A CN101383273B CN 101383273 B CN101383273 B CN 101383273B CN 200810213479 A CN200810213479 A CN 200810213479A CN 101383273 B CN101383273 B CN 101383273B
- Authority
- CN
- China
- Prior art keywords
- pattern
- hard mask
- mask layer
- semiconductor device
- etching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 40
- 238000004519 manufacturing process Methods 0.000 title claims description 32
- 238000005530 etching Methods 0.000 claims abstract description 64
- 238000006243 chemical reaction Methods 0.000 claims abstract description 44
- 238000009792 diffusion process Methods 0.000 claims abstract description 29
- 239000000758 substrate Substances 0.000 claims abstract description 17
- 238000002955 isolation Methods 0.000 claims abstract description 15
- 239000010410 layer Substances 0.000 claims description 120
- 238000000034 method Methods 0.000 claims description 47
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical group FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 claims description 8
- 239000011229 interlayer Substances 0.000 claims description 7
- 229910004541 SiN Inorganic materials 0.000 claims description 4
- 229910004298 SiO 2 Inorganic materials 0.000 claims description 4
- 229910020177 SiOF Inorganic materials 0.000 claims description 4
- 229910003465 moissanite Inorganic materials 0.000 claims description 4
- 230000009467 reduction Effects 0.000 claims description 4
- 229910010271 silicon carbide Inorganic materials 0.000 claims description 4
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 4
- 239000007789 gas Substances 0.000 description 25
- 238000001259 photo etching Methods 0.000 description 6
- 230000008569 process Effects 0.000 description 6
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 5
- 229920005591 polysilicon Polymers 0.000 description 5
- 238000013461 design Methods 0.000 description 4
- 239000003595 mist Substances 0.000 description 4
- 239000000203 mixture Substances 0.000 description 4
- 238000013459 approach Methods 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 239000006117 anti-reflective coating Substances 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000018109 developmental process Effects 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 230000007261 regionalization Effects 0.000 description 2
- LKJPSUCKSLORMF-UHFFFAOYSA-N Monolinuron Chemical compound CON(C)C(=O)NC1=CC=C(Cl)C=C1 LKJPSUCKSLORMF-UHFFFAOYSA-N 0.000 description 1
- 208000004350 Strabismus Diseases 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- 230000003042 antagnostic effect Effects 0.000 description 1
- 230000008901 benefit Effects 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000002474 experimental method Methods 0.000 description 1
- 239000004744 fabric Substances 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- XZWYZXLIPXDOLR-UHFFFAOYSA-N metformin Chemical compound CN(C)C(=N)NC(N)=N XZWYZXLIPXDOLR-UHFFFAOYSA-N 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 238000002360 preparation method Methods 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000011514 reflex Effects 0.000 description 1
- 230000007480 spreading Effects 0.000 description 1
- 238000003892 spreading Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/027—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
- H01L21/033—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers
- H01L21/0334—Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising inorganic layers characterised by their size, orientation, disposition, behaviour, shape, in horizontal or vertical plane
- H01L21/0338—Process specially adapted to improve the resolution of the mask
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/311—Etching the insulating layers by chemical or physical means
- H01L21/31105—Etching inorganic layers
- H01L21/31111—Etching inorganic layers by chemical means
- H01L21/31116—Etching inorganic layers by chemical means by dry-etching
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
- H01L21/32139—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer using masks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Inorganic Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Drying Of Semiconductors (AREA)
- Semiconductor Memories (AREA)
Abstract
Description
Claims (14)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2007-232629 | 2007-09-07 | ||
JP2007232629 | 2007-09-07 | ||
JP2007232629 | 2007-09-07 |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101383273A CN101383273A (zh) | 2009-03-11 |
CN101383273B true CN101383273B (zh) | 2012-11-07 |
Family
ID=40432314
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200810213479.1A Expired - Fee Related CN101383273B (zh) | 2007-09-07 | 2008-09-08 | 制造半导体器件的方法 |
Country Status (4)
Country | Link |
---|---|
US (4) | US8124542B2 (zh) |
JP (1) | JP2009081420A (zh) |
CN (1) | CN101383273B (zh) |
TW (1) | TWI390602B (zh) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009081420A (ja) * | 2007-09-07 | 2009-04-16 | Nec Electronics Corp | 半導体装置の製造方法 |
JP5703704B2 (ja) * | 2010-11-12 | 2015-04-22 | 大日本印刷株式会社 | 反射型マスクの製造方法 |
US9059086B2 (en) * | 2011-01-14 | 2015-06-16 | Mitsubishi Electric Corporation | Method of manufacturing semiconductor device |
US9245788B2 (en) | 2012-04-11 | 2016-01-26 | International Business Machines Corporation | Non-bridging contact via structures in proximity |
US8828885B2 (en) * | 2013-01-04 | 2014-09-09 | Taiwan Semiconductor Manufacturing Company Limited | Photo resist trimmed line end space |
CN103915321A (zh) * | 2013-01-06 | 2014-07-09 | 中国科学院微电子研究所 | 半导体结构及其制造方法 |
JP6046757B2 (ja) * | 2014-09-30 | 2016-12-21 | 株式会社日立国際電気 | 基板処理装置、半導体装置の製造方法、プログラム |
US9627533B2 (en) | 2015-02-05 | 2017-04-18 | International Business Machines Corporation | High selectivity nitride removal process based on selective polymer deposition |
TWI688187B (zh) * | 2019-01-10 | 2020-03-11 | 新唐科技股份有限公司 | 電壓監控系統及其方法 |
CN111834203B (zh) * | 2019-04-22 | 2023-01-20 | 中芯国际集成电路制造(上海)有限公司 | 半导体器件及其形成方法 |
CN113363203B (zh) * | 2020-03-05 | 2024-07-16 | 中芯国际集成电路制造(上海)有限公司 | 半导体器件的形成方法 |
JP2022116742A (ja) * | 2021-01-29 | 2022-08-10 | 東京エレクトロン株式会社 | 基板処理方法および基板処理装置 |
Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002198362A (ja) * | 2000-11-29 | 2002-07-12 | Samsung Electronics Co Ltd | Ch2f2ガスを用いてコンタクトホールを形成する工程を含む半導体製造方法 |
CN1645576A (zh) * | 2003-12-09 | 2005-07-27 | 国际商业机器公司 | 在FinFET中形成翅片的后退法 |
JP2006041364A (ja) * | 2004-07-29 | 2006-02-09 | Seiko Epson Corp | 配線の形成方法及び、電子デバイスの製造方法 |
Family Cites Families (17)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TW374948B (en) * | 1998-07-28 | 1999-11-21 | United Microelectronics Corp | Method of prevention of poisoning trenches in dual damascene process structures and dielectric layer windows |
JP2002141336A (ja) | 2000-11-01 | 2002-05-17 | Mitsubishi Electric Corp | 半導体装置の製造方法 |
JP4776813B2 (ja) * | 2001-06-12 | 2011-09-21 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP3585039B2 (ja) * | 2002-03-25 | 2004-11-04 | 株式会社半導体先端テクノロジーズ | ホール形成方法 |
JP2004079901A (ja) * | 2002-08-21 | 2004-03-11 | Nec Electronics Corp | 半導体装置及びその製造方法 |
JP4171270B2 (ja) * | 2002-09-12 | 2008-10-22 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
JP4040515B2 (ja) * | 2003-03-26 | 2008-01-30 | 株式会社東芝 | マスクのセット、マスクデータ作成方法及びパターン形成方法 |
JP2005166884A (ja) | 2003-12-02 | 2005-06-23 | Matsushita Electric Ind Co Ltd | 半導体装置の製造方法 |
US7169698B2 (en) * | 2004-01-14 | 2007-01-30 | International Business Machines Corporation | Sacrificial inorganic polymer intermetal dielectric damascene wire and via liner |
TWI249774B (en) * | 2004-04-23 | 2006-02-21 | Nanya Technology Corp | Forming method of self-aligned contact for semiconductor device |
JP4704015B2 (ja) | 2004-11-29 | 2011-06-15 | ルネサスエレクトロニクス株式会社 | 半導体装置及び半導体記憶装置の製造方法 |
JP4652140B2 (ja) * | 2005-06-21 | 2011-03-16 | 東京エレクトロン株式会社 | プラズマエッチング方法、制御プログラム、コンピュータ記憶媒体 |
JP2007149768A (ja) * | 2005-11-24 | 2007-06-14 | Nec Electronics Corp | 半導体装置の製造方法 |
US7851369B2 (en) * | 2006-06-05 | 2010-12-14 | Lam Research Corporation | Hardmask trim method |
US7544608B2 (en) * | 2006-07-19 | 2009-06-09 | International Business Machines Corporation | Porous and dense hybrid interconnect structure and method of manufacture |
US7544623B2 (en) * | 2006-09-11 | 2009-06-09 | United Microelectronics Corp. | Method for fabricating a contact hole |
JP2009081420A (ja) * | 2007-09-07 | 2009-04-16 | Nec Electronics Corp | 半導体装置の製造方法 |
-
2008
- 2008-08-19 JP JP2008210796A patent/JP2009081420A/ja active Pending
- 2008-08-28 TW TW097132900A patent/TWI390602B/zh not_active IP Right Cessation
- 2008-09-08 US US12/205,950 patent/US8124542B2/en not_active Expired - Fee Related
- 2008-09-08 CN CN200810213479.1A patent/CN101383273B/zh not_active Expired - Fee Related
-
2011
- 2011-12-16 US US13/328,331 patent/US8202802B2/en not_active Expired - Fee Related
-
2012
- 2012-06-14 US US13/523,351 patent/US8440575B2/en not_active Expired - Fee Related
- 2012-06-14 US US13/523,482 patent/US20120276709A1/en not_active Abandoned
Patent Citations (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002198362A (ja) * | 2000-11-29 | 2002-07-12 | Samsung Electronics Co Ltd | Ch2f2ガスを用いてコンタクトホールを形成する工程を含む半導体製造方法 |
CN1645576A (zh) * | 2003-12-09 | 2005-07-27 | 国际商业机器公司 | 在FinFET中形成翅片的后退法 |
JP2006041364A (ja) * | 2004-07-29 | 2006-02-09 | Seiko Epson Corp | 配線の形成方法及び、電子デバイスの製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20120094497A1 (en) | 2012-04-19 |
TWI390602B (zh) | 2013-03-21 |
US20090068826A1 (en) | 2009-03-12 |
US20120276708A1 (en) | 2012-11-01 |
US8440575B2 (en) | 2013-05-14 |
US8124542B2 (en) | 2012-02-28 |
TW200933698A (en) | 2009-08-01 |
US8202802B2 (en) | 2012-06-19 |
CN101383273A (zh) | 2009-03-11 |
US20120276709A1 (en) | 2012-11-01 |
JP2009081420A (ja) | 2009-04-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101383273B (zh) | 制造半导体器件的方法 | |
US11854820B2 (en) | Spacer etching process for integrated circuit design | |
US9934971B2 (en) | Method of forming an integrated circuit using a patterned mask layer | |
US6716761B2 (en) | Method of forming fine patterns | |
US7709275B2 (en) | Method of forming a pattern for a semiconductor device and method of forming the related MOS transistor | |
US9466486B2 (en) | Method for integrated circuit patterning | |
US8728945B2 (en) | Method for patterning sublithographic features | |
US7163898B2 (en) | Method for manufacturing semiconductor integrated circuit structures | |
TWI508137B (zh) | 形成目標圖案的方法 | |
KR100849190B1 (ko) | 반도체 소자의 미세 패턴 형성 방법 | |
US7687403B2 (en) | Method of manufacturing flash memory device | |
US7105099B2 (en) | Method of reducing pattern pitch in integrated circuits | |
US6849530B2 (en) | Method for semiconductor gate line dimension reduction | |
DE102017127390B4 (de) | Verfahren zur Herstellung einer Halbleitervorrichtung | |
JP2009177069A (ja) | 半導体装置の製造方法 | |
KR20090081857A (ko) | 반도체 소자의 트렌치 형성 방법 | |
US7268066B2 (en) | Method for semiconductor gate line dimension reduction | |
KR101073127B1 (ko) | 반도체소자의 게이트라인 제조 방법 | |
KR20090001080A (ko) | 반도체 소자의 미세 패턴 형성 방법 | |
US20090311865A1 (en) | Method for double patterning lithography | |
KR100780628B1 (ko) | 반도체 소자의 콘택홀 형성 방법 | |
KR100746617B1 (ko) | 다마신 공정을 이용한 미세 패턴 형성 방법 | |
KR100955926B1 (ko) | 반도체소자의 금속배선 형성방법 | |
KR20090102165A (ko) | 반도체 소자의 미세 패턴 형성 방법 | |
KR20070021506A (ko) | 반도체 소자의 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: HU NAN QIU ZEYOU PATENT STRATEGIC PLANNING CO., LT Free format text: FORMER OWNER: QIU ZEYOU Effective date: 20101101 |
|
C41 | Transfer of patent application or patent right or utility model | ||
COR | Change of bibliographic data |
Free format text: CORRECT: ADDRESS; FROM: 410011 28/F, SHUNTIANCHENG, NO.59, SECTION 2 OF FURONG MIDDLE ROAD, CHANGSHA CITY, HU NAN PROVINCE TO: 410205 JUXING INDUSTRY BASE, NO.8, LUJING ROAD, CHANGSHA HIGH-TECH. DEVELOPMENT ZONE, YUELU DISTRICT, CHANGSHA CITY, HU NAN PROVINCE |
|
TA01 | Transfer of patent application right |
Effective date of registration: 20101109 Address after: Kanagawa, Japan Applicant after: Renesas Electronics Corporation Address before: Kanagawa, Japan Applicant before: NEC Corp. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20121107 Termination date: 20140908 |
|
EXPY | Termination of patent right or utility model |