CN100580876C - Method for selectively etching silicon nano line - Google Patents
Method for selectively etching silicon nano line Download PDFInfo
- Publication number
- CN100580876C CN100580876C CN200810036672A CN200810036672A CN100580876C CN 100580876 C CN100580876 C CN 100580876C CN 200810036672 A CN200810036672 A CN 200810036672A CN 200810036672 A CN200810036672 A CN 200810036672A CN 100580876 C CN100580876 C CN 100580876C
- Authority
- CN
- China
- Prior art keywords
- silicon
- silicon chip
- nano
- etching
- silicon nano
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The invention discloses a method for selectively etching silicon nano-wire according to defects in existing technology and market requirement, comprising: a) using ''up to down'' standard microelectronic manufacturing process to open a window on a silicon sheet; b) using ''up to down'' non-electroplating chemical deposition method to etch silicon nano-wires on surface of the silicon sheet with opened window. Compared to the existing technology, the method for selectively etching silicon nano-wire according to the invention can not only make any expected image, but also obtain uniformly arranged silicon nano-wire array with regular size; also it has the advantages of simple manufacturing process, low costs, suitable for batch production, to realize industrial manufacture of silicon nano-wire electrode, and provide a scheme manufacturing nano-electric element based on a plurality of nano-wires.
Description
Technical field
The present invention relates to a kind of method of selectively etching silicon nano line, belong to the nano material preparation technical field.
Background technology
Silicon nanowires is because optics, electrical properties and high surfaces such as distinctive quantum limitation effect, quantum tunneling effect, coulomb blockade effect have caused extensive concern.Silicon nanowires is used widely at aspects such as nano electron devices such as nano-sensor, single-electronic transistor, single electron storage and synthetic other nano materials, and a kind of utmost point that it can become the nanoelectronics field has the new material of application potential.If can prepare practical nano electron device with silicon nanowires, will make the application of silicon technology expand to the nanoelectronics field from the microelectronics field, the development of following electronic device and whole electronic applications is produced immeasurable influence.
Before silicon nanowires generated nano electron device, what at first will solve was the problem that the silicon nanowires electrode is made.Existing silicon nanowires method for making its electrode mainly contains following two kinds: 1. adopt traditional standard microelectronic processing technology to make electrode; 2. the method that adopts standard microelectronic processing technology technology to combine with the method for utilizing chemical vapour deposition (CVD) mode grow silicon nanowires is made electrode.The defective that first method exists is when electrode is produced on surface of silicon nanowires, because stress, nano wire is easy to fragmentation.The defective of second method is in the mode grow silicon nanowires that adopts chemical vapour deposition (CVD), needs harsh experiment condition, as apparatus expensive, high pressure, high temperature etc., can't produce in batches.
Summary of the invention
The objective of the invention is provides a kind of method of selectively etching silicon nano line at the existing in prior technology defective and the market demand, to solve the problem that existing silicon nanowires electrode is made existing complex process, cost height, do not can manufacture.
To achieve the above object of the invention, technical scheme of the present invention is as follows:
The method of selectively etching silicon nano line of the present invention comprises following sequential steps:
A) microelectronic processing technology of employing " from top to bottom " is at the silicon chip surface windowing
1. mask-at first, the method for employing oxidation is in the hot oxygen layer of silicon dioxide of tow sides difference of silicon chip, and thickness is
Secondly, the method for utilizing aumospheric pressure cvd is at the two sides of silicon chip evaporation silicon nitride, and thickness is
2. with photoetching technique the figure transfer on the mask is arrived silicon chip surface;
3. remove the silicon nitride of silicon chip one side with plasma;
4. use silicon dioxide etching agent (BOE) to remove silicon dioxide;
B) method of the electroless coating chemical deposition of employing " from bottom to top " is at the silicon chip surface etching silicon nano line of windowing
1. the silicon chip that will hold window successfully immerses in the etching solution, handles at normal temperatures and pressures 60 minutes;
2. take out, remove the silver on surface with fuming nitric aicd;
3. use washed with de-ionized water;
4. dry under the room temperature;
Described etching solution is the silver nitrate of 35mM and the mixed solution of 20% hydrofluoric acid aqueous solution, and described 20% hydrofluoric acid aqueous solution is meant that the volume ratio of hydrofluoric acid and deionized water is 1: 4 the aqueous solution.
Compared with prior art, the method of selectively etching silicon nano line of the present invention can either be produced any figure of wanting, can obtain the size rule again, the uniform silicon nanowire array of arranging, and simple and reliable process, cost low, can produce in batches, realized the purpose that the silicon nanowires electrode is made in industrialization, laid a good foundation for preparing multiple nano mechanical device based on silicon nanowires.
Description of drawings
Fig. 1 is the process chart at the silicon chip surface windowing;
Fig. 2 is ESEM (SEM) picture of the silicon nanowires of selective etch.
Fig. 3 is ESEM (SEM) picture of the silicon nanowire array made of the present invention.
Embodiment
Below in conjunction with drawings and Examples the present invention is done further detailed, complete explanation:
Embodiment
The method of selectively etching silicon nano line of the present invention comprises following sequential steps:
A) microelectronic processing technology that adopts " from top to bottom " is selected the silicon chip of the polishing both surfaces of P (100) for use at the silicon chip surface windowing, and is at the silicon chip surface windowing, promptly graphical according to technological process shown in Figure 1:
1. mask-at first, the method for employing oxidation is in the hot oxygen layer of silicon dioxide of tow sides difference of silicon chip, and thickness is
Secondly, the method for utilizing aumospheric pressure cvd is at the two sides of silicon chip evaporation silicon nitride, and thickness is
2. with photoetching technique the figure transfer on the mask is arrived silicon chip surface;
3. remove the silicon nitride of silicon chip one side with plasma;
4. use silicon dioxide etching agent (BOE) to remove silicon dioxide.
B) method of the electroless coating chemical deposition of employing " from bottom to top " is at the silicon chip surface etching silicon nano line of windowing
That is: will hold successfully in the silicon chip immersion etching solution of window, handle at normal temperatures and pressures 60 minutes; Take out, remove the silver on surface with fuming nitric aicd; Use washed with de-ionized water; Dry under the room temperature; Described etching solution is the mixed solution of silver nitrate and 20% (volume ratio of hydrofluoric acid and deionized water is 1: the 4) hydrofluoric acid of 35mM.Fig. 2 is ESEM (SEM) picture of the silicon nanowires of selective etch.The ESEM of the silicon nanowire array of made (SEM) picture is seen shown in Figure 3.
Owing to utilize the method for " from top to bottom " to carry out " graphically ", can produce any figure of wanting; Utilize the method etching silicon nano line of " from bottom to top ", can obtain the size rule, the uniform silicon nanowire array of arranging, obtain the silicon nanowires of different-thickness, alternative growth; Therefore, the method of selectively etching silicon nano line of the present invention, solved the problem that existing silicon nanowires electrode is made existing complex process, cost height, do not can manufacture, realized the purpose that the silicon nanowires electrode is made in industrialization, laid a good foundation for preparing multiple nano mechanical device based on silicon nanowires.
Claims (1)
1. the method for a selectively etching silicon nano line is characterized in that, comprises following sequential steps:
A) microelectronic processing technology of employing " from top to bottom " is at the silicon chip surface windowing
1. mask-at first, the method for employing oxidation is in the hot oxygen layer of silicon dioxide of tow sides difference of silicon chip, and thickness is
Secondly, the method for utilizing aumospheric pressure cvd is at the two sides of silicon chip evaporation silicon nitride, and thickness is
2. with photoetching technique the figure transfer on the mask is arrived silicon chip surface;
3. remove the silicon nitride of silicon chip one side with plasma;
4. remove silicon dioxide with the silicon dioxide etching agent;
B) method of the electroless coating chemical deposition of employing " from bottom to top " is at the silicon chip surface etching silicon nano line of windowing
1. the silicon chip that will hold window successfully immerses in the etching solution, handles at normal temperatures and pressures 60 minutes;
2. take out, remove the silver on surface with fuming nitric aicd;
3. use washed with de-ionized water;
4. dry under the room temperature;
Described etching solution is the silver nitrate of 35mM and the mixed solution of 20% hydrofluoric acid aqueous solution, and described 20% hydrofluoric acid aqueous solution is meant that the volume ratio of hydrofluoric acid and deionized water is 1: 4 the aqueous solution.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200810036672A CN100580876C (en) | 2008-04-25 | 2008-04-25 | Method for selectively etching silicon nano line |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200810036672A CN100580876C (en) | 2008-04-25 | 2008-04-25 | Method for selectively etching silicon nano line |
Publications (2)
Publication Number | Publication Date |
---|---|
CN101266919A CN101266919A (en) | 2008-09-17 |
CN100580876C true CN100580876C (en) | 2010-01-13 |
Family
ID=39989217
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN200810036672A Expired - Fee Related CN100580876C (en) | 2008-04-25 | 2008-04-25 | Method for selectively etching silicon nano line |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN100580876C (en) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB0601319D0 (en) | 2006-01-23 | 2006-03-01 | Imp Innovations Ltd | A method of fabricating pillars composed of silicon-based material |
GB0709165D0 (en) | 2007-05-11 | 2007-06-20 | Nexeon Ltd | A silicon anode for a rechargeable battery |
GB0713898D0 (en) | 2007-07-17 | 2007-08-29 | Nexeon Ltd | A method of fabricating structured particles composed of silcon or a silicon-based material and their use in lithium rechargeable batteries |
GB2464157B (en) * | 2008-10-10 | 2010-09-01 | Nexeon Ltd | A method of fabricating structured particles composed of silicon or a silicon-based material |
GB2464158B (en) | 2008-10-10 | 2011-04-20 | Nexeon Ltd | A method of fabricating structured particles composed of silicon or a silicon-based material and their use in lithium rechargeable batteries |
CN101508419B (en) * | 2009-03-24 | 2011-01-12 | 北京大学 | Processing method for nano-pole forest |
GB2470056B (en) | 2009-05-07 | 2013-09-11 | Nexeon Ltd | A method of making silicon anode material for rechargeable cells |
GB2470190B (en) | 2009-05-11 | 2011-07-13 | Nexeon Ltd | A binder for lithium ion rechargeable battery cells |
US9853292B2 (en) | 2009-05-11 | 2017-12-26 | Nexeon Limited | Electrode composition for a secondary battery cell |
US8610100B2 (en) * | 2009-06-30 | 2013-12-17 | Nokia Corporation | Apparatus comprising nanowires |
GB201005979D0 (en) | 2010-04-09 | 2010-05-26 | Nexeon Ltd | A method of fabricating structured particles composed of silicon or a silicon-based material and their use in lithium rechargeable batteries |
GB201009519D0 (en) | 2010-06-07 | 2010-07-21 | Nexeon Ltd | An additive for lithium ion rechargeable battery cells |
GB201014706D0 (en) | 2010-09-03 | 2010-10-20 | Nexeon Ltd | Porous electroactive material |
GB201014707D0 (en) | 2010-09-03 | 2010-10-20 | Nexeon Ltd | Electroactive material |
CN102086024B (en) * | 2010-12-31 | 2014-05-21 | 上海集成电路研发中心有限公司 | Method for preparing silicon nanowire |
CN102181939A (en) * | 2011-03-25 | 2011-09-14 | 华东师范大学 | Method for controlling growing lengths of silicon nanowires |
CN102205943A (en) * | 2011-04-11 | 2011-10-05 | 北京理工大学 | Preparation method of monocrystalline silicon nanostructure |
CN102592769A (en) * | 2012-03-05 | 2012-07-18 | 华东师范大学 | Preparation method of nickel nanometer particle/silicon nanometer wire magnetic composite material |
CN103011181B (en) * | 2012-12-14 | 2014-08-13 | 中国科学院合肥物质科学研究院 | Stripping-transplanting method of silicon dioxide nanowire array |
CN103257178A (en) * | 2013-04-25 | 2013-08-21 | 南通大学 | One-dimensional nanometer electrode material, and preparation method and application thereof |
CN107046228B (en) * | 2017-04-07 | 2019-08-06 | 华南师范大学 | A kind of Electroabsorption Modulated Laser and preparation method thereof |
CN108996471A (en) * | 2018-07-26 | 2018-12-14 | 深圳清华大学研究院 | The graphical preparation method of silicon nanowires and preparation method thereof, silicon nanowires |
-
2008
- 2008-04-25 CN CN200810036672A patent/CN100580876C/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CN101266919A (en) | 2008-09-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN100580876C (en) | Method for selectively etching silicon nano line | |
CN102084467A (en) | Process for fabricating nanowire arrays | |
CN107032328B (en) | Preparation method of self-supporting reduced graphene oxide film | |
CN101302118A (en) | Preparation of silicon nanowire array | |
KR20150017422A (en) | Graphene/Silicon Nanowire Molecular Sensor and the Fabricating Method and Method of Identification Using thereof | |
TW201105571A (en) | Method for fabricating hollow nanotube structure | |
He et al. | A simple and low-cost chemical etching method for controllable fabrication of large-scale kinked silicon nanowires | |
CN1946634A (en) | Nanostructures and method for making such nanostructures | |
CN109648096B (en) | Method for converting random nanocone array into silver nanosheet constructed micro/nano structure array in situ | |
CN102354669B (en) | Production method of silicon nano-wire device | |
KR101671627B1 (en) | Method for graphene-assisted chemical etching of silicon | |
US20140332068A1 (en) | Screen printing electrical contacts to nanowire areas | |
CN103489753B (en) | A kind of preparation method of large-area small-size core-shell structure silicon nanowire array | |
US7022621B1 (en) | Iridium oxide nanostructure patterning | |
US10147789B2 (en) | Process for fabricating vertically-aligned gallium arsenide semiconductor nanowire array of large area | |
CN103526299A (en) | Method for preparing silicon nanostructured material | |
Cao et al. | Effect of AgNO3 concentration on structure of aligned silicon nanowire arrays fabricated via silver–assisted chemical etching | |
US8945794B2 (en) | Process for forming silver films on silicon | |
KR101164113B1 (en) | Fabricating method of multi-diameter silicon wire structure | |
CN102583384A (en) | Method for transferring arrayed silicon nanowires | |
CN103489754B (en) | A kind of preparation method of small size silver nano-grain | |
CN102030310B (en) | Method for preparing Si/Mn27Si47 core-shell structure nanowire array | |
CN104445057A (en) | Gallium arsenide nanowire array and preparation method thereof | |
CN102030309B (en) | Preparation method of Mn27Si47-Si heterostructure nanometer linear array or Mn27Si47 nanometer linear array | |
CN102701135A (en) | Porous silicon micron tube and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
C17 | Cessation of patent right | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20100113 Termination date: 20120425 |