CH588165A5 - - Google Patents

Info

Publication number
CH588165A5
CH588165A5 CH314275A CH314275A CH588165A5 CH 588165 A5 CH588165 A5 CH 588165A5 CH 314275 A CH314275 A CH 314275A CH 314275 A CH314275 A CH 314275A CH 588165 A5 CH588165 A5 CH 588165A5
Authority
CH
Switzerland
Application number
CH314275A
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of CH588165A5 publication Critical patent/CH588165A5/xx

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/037Diffusion-deposition
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/043Dual dielectric
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10STECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00Metal treatment
    • Y10S148/085Isolated-integrated

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Bipolar Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
CH314275A 1974-03-15 1975-03-12 CH588165A5 (xx)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NLAANVRAGE7403470,A NL180466C (nl) 1974-03-15 1974-03-15 Werkwijze voor het vervaardigen van een halfgeleiderinrichting met een halfgeleiderlichaam voorzien van een in het halfgeleiderlichaam verzonken patroon van isolerend materiaal.

Publications (1)

Publication Number Publication Date
CH588165A5 true CH588165A5 (xx) 1977-05-31

Family

ID=19820963

Family Applications (1)

Application Number Title Priority Date Filing Date
CH314275A CH588165A5 (xx) 1974-03-15 1975-03-12

Country Status (13)

Country Link
US (1) US3996077A (xx)
JP (1) JPS5754940B2 (xx)
AT (1) AT347501B (xx)
AU (1) AU498873B2 (xx)
BE (1) BE826722A (xx)
BR (1) BR7501440A (xx)
CH (1) CH588165A5 (xx)
DE (1) DE2510951C3 (xx)
FR (1) FR2264394B1 (xx)
GB (1) GB1495460A (xx)
IT (1) IT1034216B (xx)
NL (1) NL180466C (xx)
SE (1) SE402504B (xx)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS598065B2 (ja) * 1976-01-30 1984-02-22 松下電子工業株式会社 Mos集積回路の製造方法
US4066473A (en) * 1976-07-15 1978-01-03 Fairchild Camera And Instrument Corporation Method of fabricating high-gain transistors
JPS6035818B2 (ja) * 1976-09-22 1985-08-16 日本電気株式会社 半導体装置の製造方法
DE2728845A1 (de) * 1977-06-27 1979-01-18 Siemens Ag Verfahren zum herstellen eines hochfrequenztransistors
NL7709363A (nl) * 1977-08-25 1979-02-27 Philips Nv Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd onder toepassing van een dergelijke werkwijze.

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3640806A (en) * 1970-01-05 1972-02-08 Nippon Telegraph & Telephone Semiconductor device and method of producing the same
US3648125A (en) * 1971-02-02 1972-03-07 Fairchild Camera Instr Co Method of fabricating integrated circuits with oxidized isolation and the resulting structure
US3796613A (en) * 1971-06-18 1974-03-12 Ibm Method of forming dielectric isolation for high density pedestal semiconductor devices
US3873989A (en) * 1973-05-07 1975-03-25 Fairchild Camera Instr Co Double-diffused, lateral transistor structure

Also Published As

Publication number Publication date
BR7501440A (pt) 1975-12-09
IT1034216B (it) 1979-09-10
AT347501B (de) 1978-12-27
DE2510951B2 (de) 1979-07-05
AU498873B2 (en) 1979-03-29
GB1495460A (en) 1977-12-21
NL180466B (nl) 1986-09-16
ATA197775A (de) 1978-05-15
SE7502781L (xx) 1975-09-16
FR2264394B1 (xx) 1980-10-24
DE2510951C3 (de) 1980-03-13
FR2264394A1 (xx) 1975-10-10
SE402504B (sv) 1978-07-03
US3996077A (en) 1976-12-07
DE2510951A1 (de) 1975-09-25
AU7915075A (en) 1976-09-23
NL7403470A (nl) 1975-09-17
BE826722A (fr) 1975-09-15
NL180466C (nl) 1987-02-16
JPS50128480A (xx) 1975-10-09
JPS5754940B2 (xx) 1982-11-20

Similar Documents

Publication Publication Date Title
FR2288176B1 (xx)
FR2290241B1 (xx)
FR2259324A1 (xx)
FR2264394B1 (xx)
JPS50117523U (xx)
FR2268048A1 (xx)
JPS50129914A (xx)
JPS50104349U (xx)
FR2291805B3 (xx)
JPS50130508A (xx)
FR2258962A1 (xx)
JPS50122357U (xx)
JPS4945962Y1 (xx)
JPS50115033U (xx)
JPS50113962U (xx)
JPS50103787U (xx)
CS174569B1 (xx)
JPS50124493U (xx)
JPS50101746U (xx)
BG20668A2 (xx)
CH568428B5 (xx)
BG22084A3 (xx)
BG22667A1 (xx)
BG26365A3 (xx)
BG21760A1 (xx)

Legal Events

Date Code Title Description
PL Patent ceased