CA1207035A - Circuit de mise en forme d'impulsions d'horloge - Google Patents

Circuit de mise en forme d'impulsions d'horloge

Info

Publication number
CA1207035A
CA1207035A CA442221A CA442221A CA1207035A CA 1207035 A CA1207035 A CA 1207035A CA 442221 A CA442221 A CA 442221A CA 442221 A CA442221 A CA 442221A CA 1207035 A CA1207035 A CA 1207035A
Authority
CA
Canada
Prior art keywords
clock
circuit
input
output
control
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA442221A
Other languages
English (en)
Inventor
Robert H. Krambeck
Masakazu Shoji
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US06/452,157 external-priority patent/US4479216A/en
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Priority to CA442221A priority Critical patent/CA1207035A/fr
Application granted granted Critical
Publication of CA1207035A publication Critical patent/CA1207035A/fr
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01Shaping pulses
    • H03K5/04Shaping pulses by increasing duration; by decreasing duration
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/156Arrangements in which a continuous pulse train is transformed into a train having a desired pattern
    • H03K5/1565Arrangements in which a continuous pulse train is transformed into a train having a desired pattern the output pulses having a constant duty cycle
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/0015Layout of the delay element
    • H03K2005/00195Layout of the delay element using FET's

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Pulse Circuits (AREA)
CA442221A 1982-12-22 1983-11-29 Circuit de mise en forme d'impulsions d'horloge Expired CA1207035A (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA442221A CA1207035A (fr) 1982-12-22 1983-11-29 Circuit de mise en forme d'impulsions d'horloge

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US06/452,157 US4479216A (en) 1982-12-22 1982-12-22 Skew-free clock circuit for integrated circuit chip
US452,157 1982-12-22
CA442221A CA1207035A (fr) 1982-12-22 1983-11-29 Circuit de mise en forme d'impulsions d'horloge

Publications (1)

Publication Number Publication Date
CA1207035A true CA1207035A (fr) 1986-07-02

Family

ID=63077615

Family Applications (1)

Application Number Title Priority Date Filing Date
CA442221A Expired CA1207035A (fr) 1982-12-22 1983-11-29 Circuit de mise en forme d'impulsions d'horloge

Country Status (1)

Country Link
CA (1) CA1207035A (fr)

Similar Documents

Publication Publication Date Title
US4479216A (en) Skew-free clock circuit for integrated circuit chip
US4514647A (en) Chipset synchronization arrangement
US3961269A (en) Multiple phase clock generator
US4874971A (en) Edge-sensitive dynamic switch
US5568084A (en) Circuit for providing a compensated bias voltage
US5155379A (en) Clocked driver circuit stabilized against changes due to fluctuations in r.c. time constant
KR0158006B1 (ko) 캐패시터와 트랜지스터를 사용하는 지연 회로
US6060930A (en) Delay circuit
US4305009A (en) Low power consumption high speed transistor circuit comprising a complementary circuit
US5459424A (en) CMOS pulse delay circuit
US4849661A (en) CMOS input buffer with switched capacitor reference voltage generator
US3995232A (en) Integrated circuit oscillator
US5086236A (en) Synchronizing circuit of two clock signals
EP0200501A2 (fr) Circuits détecteurs de transitions
US5140174A (en) Symmetric edge true/complement buffer/inverter and method therefor
EP0069444B1 (fr) Générateur d'impulsions de commande
KR940007001B1 (ko) 동기 버퍼 회로
CA1207035A (fr) Circuit de mise en forme d'impulsions d'horloge
KR100246152B1 (ko) 신호 전송용의 긴 내부 배선을 구비한 cmos 논리 집적 회로
CA2228243C (fr) Circuit a retard reglable de flanc unique de signal
US6353349B1 (en) Pulse delay circuit with stable delay
JP3819036B2 (ja) 急峻な側縁を有する遅延段
US5530400A (en) Transistor circuit with transistor characteristic sensor
US4649290A (en) Pulse generating circuit
KR100299050B1 (ko) 상보 게이트-소스 클럭구동회로와 이를 적용한 플립플롭

Legal Events

Date Code Title Description
MKEX Expiry