BR112018070176A2 - aparelho e sistema de conexão cruzada - Google Patents
aparelho e sistema de conexão cruzadaInfo
- Publication number
- BR112018070176A2 BR112018070176A2 BR112018070176A BR112018070176A BR112018070176A2 BR 112018070176 A2 BR112018070176 A2 BR 112018070176A2 BR 112018070176 A BR112018070176 A BR 112018070176A BR 112018070176 A BR112018070176 A BR 112018070176A BR 112018070176 A2 BR112018070176 A2 BR 112018070176A2
- Authority
- BR
- Brazil
- Prior art keywords
- cross
- clock signal
- transparent
- clock
- input port
- Prior art date
Links
- 230000003287 optical effect Effects 0.000 abstract 2
- 230000001360 synchronised effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
- H04J3/0691—Synchronisation in a TDM node
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
- G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
- G06F5/16—Multiplexed systems, i.e. using two or more similar devices which are alternately accessed for enqueue and dequeue operations, e.g. ping-pong buffers
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1605—Fixed allocated frame structures
- H04J3/1611—Synchronous digital hierarchy [SDH] or SONET
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/16—Time-division multiplex systems in which the time allocation to individual channels within a transmission cycle is variable, e.g. to accommodate varying complexity of signals, to vary number of channels transmitted
- H04J3/1605—Fixed allocated frame structures
- H04J3/1652—Optical Transport Network [OTN]
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/027—Speed or phase control by the received code signals, the signals containing no special synchronisation information extracting the synchronising or clock signal from the received signal spectrum, e.g. by using a resonant or bandpass circuit
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J2203/00—Aspects of optical multiplex systems other than those covered by H04J14/05 and H04J14/07
- H04J2203/0001—Provisions for broadband connections in integrated services digital network using frames of the Optical Transport Network [OTN] or using synchronous transfer mode [STM], e.g. SONET, SDH
- H04J2203/0089—Multiplexing, e.g. coding, scrambling, SONET
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/0635—Clock or time synchronisation in a network
- H04J3/0685—Clock or time synchronisation in a node; Intranode synchronisation
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q2213/00—Indexing scheme relating to selecting arrangements in general and for multiplex systems
- H04Q2213/076—Distributing frame; Cross connect
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Time-Division Multiplex Systems (AREA)
- Optical Communication System (AREA)
- Optics & Photonics (AREA)
Abstract
a presente invenção refere-se a um aparelho ou sistema de conexão cruzada com relógio transparente, que conecta uma porta de origem ou entrada selecionada a uma porta de destino ou saída selecionada e sincronizada dados a partir da porta de saída selecionada usando um sinal de relógio sintetizado ajustado para combinar com um sinal de relógio recuperado a partir da porta de entrada selecionada. um sistema de relógio transparente pode gerar o sinal de relógio sintetizado com ajustes em resposta a uma taxa de partes por milhão (ppm) detectada para o sinal de relógio recuperado associado, proporcionado pela porta de entrada selecionada. o sistema de conexão cruzada com relógio transparente pode ser um sistema de conexão cruzada de 400g com uma resolução de 10g. o sistema de conexão cruzada com relógio transparente pode ser usado em aplicações de rede ótica de transporte (otn), por exemplo, para proporcionar um agregador e/ou um multiplexador de adição-queda (adm) ou para proporcionar um multiplexador ótico reconfigurável de adição-queda (roadm) atualizado para uma taxa de dados mais alta.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US201662317194P | 2016-04-01 | 2016-04-01 | |
PCT/US2017/025387 WO2017173277A1 (en) | 2016-04-01 | 2017-03-31 | Transparent clocking in a cross connect system |
Publications (1)
Publication Number | Publication Date |
---|---|
BR112018070176A2 true BR112018070176A2 (pt) | 2019-01-29 |
Family
ID=59959911
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
BR112018070176A BR112018070176A2 (pt) | 2016-04-01 | 2017-03-31 | aparelho e sistema de conexão cruzada |
Country Status (8)
Country | Link |
---|---|
US (2) | US10298348B2 (pt) |
EP (1) | EP3436887A4 (pt) |
CN (1) | CN109074120B (pt) |
BR (1) | BR112018070176A2 (pt) |
CA (1) | CA3019585A1 (pt) |
RU (1) | RU2743413C2 (pt) |
SA (1) | SA518400156B1 (pt) |
WO (1) | WO2017173277A1 (pt) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10298348B2 (en) * | 2016-04-01 | 2019-05-21 | Ipg Photonics Corporation | Transparent clocking in a cross connect system |
Family Cites Families (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6208672B1 (en) | 1996-02-16 | 2001-03-27 | British Telecommunications Public Limited Company | Optical pulse source |
US5844908A (en) | 1996-11-14 | 1998-12-01 | Alcatel Network Systems, Inc. | Digital delay system and method for digital cross connect telecommunication systems |
AU9399998A (en) * | 1997-09-19 | 1999-04-05 | Fujitsu Limited | Constant phase crossbar switch |
US6728908B1 (en) | 1999-11-18 | 2004-04-27 | California Institute Of Technology | I2C bus protocol controller with fault tolerance |
US6870831B2 (en) | 2000-05-04 | 2005-03-22 | Pmc-Sierra, Inc. | Flexible, self-aligning time and space switch fabrics |
US6781984B1 (en) * | 2000-08-30 | 2004-08-24 | Ciena Corporation | Techniques and architectures for implementing a data skew equalizer for data alignment in a distributed system |
US6965737B1 (en) * | 2001-06-21 | 2005-11-15 | Lighthouse Capital Partners Iv, Lp | System and method for transporting data |
US8274892B2 (en) * | 2001-10-09 | 2012-09-25 | Infinera Corporation | Universal digital framer architecture for transport of client signals of any client payload and format type |
US7243253B1 (en) * | 2002-06-21 | 2007-07-10 | Redback Networks Inc. | Repeating switching of a cross-connect and a timing source in a network element through the use of a phase adjuster |
US7352835B1 (en) * | 2003-09-22 | 2008-04-01 | Altera Corporation | Clock data recovery circuitry with dynamic support for changing data rates and a dynamically adjustable PPM detector |
US7149914B1 (en) * | 2003-09-26 | 2006-12-12 | Altera Corporation | Clock data recovery circuitry and phase locked loop circuitry with dynamically adjustable bandwidths |
US7102446B1 (en) * | 2005-02-11 | 2006-09-05 | Silicon Image, Inc. | Phase lock loop with coarse control loop having frequency lock detector and device including same |
JP2007096822A (ja) * | 2005-09-29 | 2007-04-12 | Fujitsu Ltd | 信号多重化装置およびそのスタッフ制御方法 |
US8699886B2 (en) * | 2005-11-23 | 2014-04-15 | Ciena Corporation | Externally synchronized optical transport network systems and associated methods |
US7571267B1 (en) * | 2006-03-27 | 2009-08-04 | Integrated Device Technology, Inc. | Core clock alignment circuits that utilize clock phase learning operations to achieve accurate clocking of data derived from serial data streams having different relative skews |
CN101232340B (zh) * | 2007-01-23 | 2012-10-03 | 华为技术有限公司 | 通信***、方法、发送装置以及接收装置 |
CN101291179B (zh) * | 2007-04-17 | 2011-03-23 | 华为技术有限公司 | 一种光传送网中客户信号传送方法及相关设备 |
US7602814B2 (en) * | 2007-04-30 | 2009-10-13 | Ciena Corporation | Systems and methods for mapping and multiplexing wider clock tolerance signals in optical transport network transponders and multiplexers |
CN101389146B (zh) | 2007-09-13 | 2011-01-05 | 华为技术有限公司 | 光传送网同步交叉调度的方法和装置 |
US7873073B2 (en) * | 2008-02-26 | 2011-01-18 | Ciena Corporation | Method and system for synchronous high speed Ethernet GFP mapping over an optical transport network |
US7760562B2 (en) * | 2008-03-13 | 2010-07-20 | Qualcomm Incorporated | Address multiplexing in pseudo-dual port memory |
US8081639B2 (en) * | 2009-01-27 | 2011-12-20 | Tellabs Operations, Inc. | Method and apparatus for supporting client data transport with timing transparency |
US8619931B1 (en) * | 2009-11-19 | 2013-12-31 | Altera Corporation | Multi-purpose phase-locked loop for low cost transceiver |
US8542708B1 (en) * | 2009-11-30 | 2013-09-24 | Pmc-Sierra Us, Inc. | Method and system for transporting constant bit rate clients across a packet interface |
US9019997B1 (en) * | 2009-11-30 | 2015-04-28 | Pmc-Sierra Us, Inc. | Method and system for transporting constant bit rate clients across a packet interface |
JP5423513B2 (ja) * | 2010-03-19 | 2014-02-19 | 富士通株式会社 | 伝送装置及び信号伝送方法 |
CN101826920B (zh) * | 2010-04-13 | 2014-01-01 | 中兴通讯股份有限公司 | 用于otn设备的交叉容量处理方法和otn设备 |
CN102255809A (zh) * | 2010-05-18 | 2011-11-23 | 韩国电子通信研究院 | 用于在光传输网络中传送分组的方法和设备 |
US8397096B2 (en) * | 2010-05-21 | 2013-03-12 | Altera Corporation | Heterogeneous physical media attachment circuitry for integrated circuit devices |
JP5834425B2 (ja) * | 2011-02-28 | 2015-12-24 | 富士通株式会社 | クロスコネクトシステム及びクロスコネクト方法 |
US8666013B1 (en) * | 2011-03-22 | 2014-03-04 | Altera Corporation | Techniques for clock data recovery |
US8412040B2 (en) * | 2011-04-04 | 2013-04-02 | Infinera Corporation | Method and apparatus for mapping traffic using virtual concatenation |
US8494363B2 (en) * | 2011-04-21 | 2013-07-23 | Cortina Systems, Inc. | Signal format conversion apparatus and methods |
US20130004169A1 (en) * | 2011-06-30 | 2013-01-03 | Exar Corporation | EFFICIENT METHOD TO EXTRACT A LOWER ORDER (LO) OPTICAL CHANNEL DATA UNIT (ODU)j SIGNAL FROM HIGHER ORDER (HO) OPTICAL CHANNEL TRANSPORT UNIT (OTU)k SIGNAL |
US9236969B2 (en) * | 2011-10-28 | 2016-01-12 | Infinera Corporation | Super optical channel data unit signal supported by multiple wavelengths |
US9143142B2 (en) * | 2012-01-19 | 2015-09-22 | Ciena Corporation | Transparent timing of a stratum synchronized ethernet signal using standard optical transport network rates |
US10257596B2 (en) | 2012-02-13 | 2019-04-09 | Ciena Corporation | Systems and methods for managing excess optical capacity and margin in optical networks |
US8810299B2 (en) * | 2012-10-09 | 2014-08-19 | Altera Corporation | Signal flow control through clock signal rate adjustments |
US9337934B1 (en) * | 2012-11-29 | 2016-05-10 | Clariphy Communications, Inc. | Coherent transceiver architecture |
US9246667B2 (en) * | 2013-03-12 | 2016-01-26 | Microchip Technology Incorporated | Method and apparatus for clock recovery |
CN105308885B (zh) * | 2013-06-18 | 2018-01-23 | 三菱电机株式会社 | 光通信用交叉连接装置及其信号处理方法 |
US8958514B2 (en) | 2013-07-12 | 2015-02-17 | IPLight Ltd. | Clock recovery in communication of hierarchically encapsulated signals |
US9473261B1 (en) * | 2013-08-29 | 2016-10-18 | Microsemi Storage Solutions (U.S.), Inc. | System and method to achieve datapath latency symmetry through an OTN wrapper |
US9362926B2 (en) * | 2014-02-19 | 2016-06-07 | Arbiter Systems, Incorporated | High-reliability holdover method and topologies |
US10298348B2 (en) * | 2016-04-01 | 2019-05-21 | Ipg Photonics Corporation | Transparent clocking in a cross connect system |
-
2017
- 2017-03-30 US US15/474,561 patent/US10298348B2/en active Active
- 2017-03-31 EP EP17776778.7A patent/EP3436887A4/en not_active Withdrawn
- 2017-03-31 WO PCT/US2017/025387 patent/WO2017173277A1/en active Application Filing
- 2017-03-31 CN CN201780022372.6A patent/CN109074120B/zh not_active Expired - Fee Related
- 2017-03-31 RU RU2018136626A patent/RU2743413C2/ru active
- 2017-03-31 CA CA3019585A patent/CA3019585A1/en not_active Abandoned
- 2017-03-31 BR BR112018070176A patent/BR112018070176A2/pt not_active Application Discontinuation
-
2018
- 2018-10-01 SA SA518400156A patent/SA518400156B1/ar unknown
-
2019
- 2019-05-21 US US16/418,194 patent/US10693579B2/en not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
CA3019585A1 (en) | 2017-10-05 |
SA518400156B1 (ar) | 2023-12-05 |
RU2018136626A (ru) | 2020-05-12 |
CN109074120A (zh) | 2018-12-21 |
US20200076525A1 (en) | 2020-03-05 |
RU2018136626A3 (pt) | 2020-07-29 |
EP3436887A1 (en) | 2019-02-06 |
RU2743413C2 (ru) | 2021-02-18 |
US10298348B2 (en) | 2019-05-21 |
EP3436887A4 (en) | 2019-12-04 |
CN109074120B (zh) | 2022-11-18 |
WO2017173277A1 (en) | 2017-10-05 |
US10693579B2 (en) | 2020-06-23 |
US20170288849A1 (en) | 2017-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AR081486A1 (es) | Combinacion de datos de multiples sensores de imagen | |
EP4249965A3 (en) | Display system with optical elements for in-coupling multiplexed light streams | |
CO2019010270A2 (es) | Un sistema de teléfono inteligente multi-vital-signo en un sistema de registros médicos electrónicos | |
MX2019004485A (es) | Sistema optico de formacion de imagenes con deteccion optica de multiples canales de formacion de imagenes. | |
BR112015002119B8 (pt) | Método e aparelho para transmitir um sinal de cliente em uma rede de transporte óptico e método e aparelho para receber um sinal de cliente em uma rede de transporte óptico | |
NZ722904A (en) | Multi-focal display system and method | |
BR112018008593A2 (pt) | método para operação de dispositivo eletrônico e dispositivo eletrônico para auxiliar o mesmo | |
BR112015003722A2 (pt) | sistemas para e método de soldagem com múltiplos módulos de interface sincronizados | |
PE20130336A1 (es) | Metodo para generar, transmitir y recibir imagenes estereoscopicas, y dispositivos relacionados | |
BR112013032696A2 (pt) | sistema de comunicação e método para transmissão de dados para um ou mais grupos de nós em um sistema de comunicação | |
MX2016011263A (es) | Dispositivo convertidor y sistema que incluye a dispositivo convertidor. | |
BR112014015022A2 (pt) | sistemas e métodos para uma interface rede à rede | |
BR112017002551A2 (pt) | enlace de sinalização de banda lateral serial | |
BR112018070176A2 (pt) | aparelho e sistema de conexão cruzada | |
BR112015027140A2 (pt) | módulo de cálculo de bloqueio | |
BR112017014971A2 (pt) | multiplexador de adição/eliminação, sistema de rede, método de transmissão, meio legível por computador não transitório e dispositivo de gerenciamento | |
FI20115999A0 (fi) | Optinen mittaus | |
PE20100190A1 (es) | Receptor para television digital | |
BR112018003552A2 (pt) | dispositivo de computação óptica microfluídico e método para medir uma característica de um fluido de amostra | |
CL2017001965A1 (es) | Ejecución externalizada del editor de método de entrada. | |
BR112016014108A2 (pt) | Sistema e método para gerenciamento de uma pluralidade de funções críticas em uma aeronave | |
BR112014018288A8 (pt) | Interfaces de várias pistas de alta velocidade para interface serial síncrona de alta velocidade e sistemas e métodos conexos | |
EP4306901A3 (en) | System for multiple reference arm spectral domain optical coherence tomography | |
BR112017019560A2 (pt) | ?ferramenta e método de análise de amostra?. | |
AR071882A1 (es) | Transporte con portadora-e multiple sobre dsl |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
B350 | Update of information on the portal [chapter 15.35 patent gazette] | ||
B06W | Patent application suspended after preliminary examination (for patents with searches from other patent authorities) chapter 6.23 patent gazette] | ||
B15K | Others concerning applications: alteration of classification |
Free format text: AS CLASSIFICACOES ANTERIORES ERAM: G06F 1/12 , H04J 3/22 , H04L 7/00 , H04L 12/28 Ipc: H04J 3/06 (2006.01) |
|
B11B | Dismissal acc. art. 36, par 1 of ipl - no reply within 90 days to fullfil the necessary requirements |