AU583921B2 - Circuit arrangements for recovering the clock rate of an isochronous binary signal - Google Patents

Circuit arrangements for recovering the clock rate of an isochronous binary signal

Info

Publication number
AU583921B2
AU583921B2 AU57436/86A AU5743686A AU583921B2 AU 583921 B2 AU583921 B2 AU 583921B2 AU 57436/86 A AU57436/86 A AU 57436/86A AU 5743686 A AU5743686 A AU 5743686A AU 583921 B2 AU583921 B2 AU 583921B2
Authority
AU
Australia
Prior art keywords
clock
binary signal
recovered
recovering
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
AU57436/86A
Other versions
AU5743686A (en
Inventor
Heribert Lindlar
Gerhard Thanhauser
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siemens AG
Philips Kommunikations Industrie AG
Original Assignee
Siemens AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens AG filed Critical Siemens AG
Publication of AU5743686A publication Critical patent/AU5743686A/en
Application granted granted Critical
Publication of AU583921B2 publication Critical patent/AU583921B2/en
Anticipated expiration legal-status Critical
Ceased legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0331—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop with a digital phase-locked loop [PLL] processing binary samples, e.g. add/subtract logic for correction of receiver clock

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing Not Specific To The Method Of Recording And Reproducing (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

The circuit described is an improvement of a known circuit for recovering the clock of an isochronous binary signal, in which set pulses are generated in dependence on the change of edges of the binary signal by a delay circuit and a comparison circuit, which reset a counter, the counter being clocked by a clock source, the frequency of which is a multiple of the clock frequency to be recovered. In the known circuit, missampling by means of the recovered clock is not impossible if the binary signal is very noisy and/or contains long sequences of identical binary values. To eliminate this deficiency, an output of the counter, at which a clock with the nominal frequency of the clock to be recovered is present, is connected to the input for the guide variable of a phase-locked loop and the output variable of the phase-locked loop is used as recovered clock. <IMAGE>
AU57436/86A 1985-05-15 1986-05-14 Circuit arrangements for recovering the clock rate of an isochronous binary signal Ceased AU583921B2 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
DE3517663 1985-05-15
DE3517663 1985-05-15

Publications (2)

Publication Number Publication Date
AU5743686A AU5743686A (en) 1986-11-20
AU583921B2 true AU583921B2 (en) 1989-05-11

Family

ID=6270892

Family Applications (1)

Application Number Title Priority Date Filing Date
AU57436/86A Ceased AU583921B2 (en) 1985-05-15 1986-05-14 Circuit arrangements for recovering the clock rate of an isochronous binary signal

Country Status (4)

Country Link
EP (1) EP0202597B1 (en)
AT (1) ATE63793T1 (en)
AU (1) AU583921B2 (en)
DE (1) DE3679351D1 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3818843A1 (en) * 1988-06-03 1989-12-07 Standard Elektrik Lorenz Ag METHOD AND CIRCUIT ARRANGEMENT FOR RECOVERY OF A BIT CLOCK FROM A RECEIVED DIGITAL MESSAGE SIGNAL
US20170082174A1 (en) 2014-05-02 2017-03-23 Dayco Europe S.R.L. Transmission belt and associated transmission system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU519973B2 (en) * 1979-10-30 1982-01-07 Siemens Aktiengesellschaft Digital data synch recovery
AU9024682A (en) * 1981-11-09 1983-05-19 N.V. Philips Gloeilampenfabrieken Deriving clock signal from received digital signal
AU5191286A (en) * 1984-12-07 1986-07-01 American Telephone And Telegraph Company Clock recovery circuit

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2856017A1 (en) * 1978-12-23 1980-07-10 Bbc Brown Boveri & Cie Data transmission clock pulse recovery appts. - has receive terminal with delayed signal and off=line signal comparison and setting counter giving recovered pulse at output
GB2143385A (en) * 1983-07-13 1985-02-06 Plessey Co Plc Phase lock loop circuit
JPS6075148A (en) * 1983-09-30 1985-04-27 Fujitsu Ltd Clock shaping circuit

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU519973B2 (en) * 1979-10-30 1982-01-07 Siemens Aktiengesellschaft Digital data synch recovery
AU9024682A (en) * 1981-11-09 1983-05-19 N.V. Philips Gloeilampenfabrieken Deriving clock signal from received digital signal
AU5191286A (en) * 1984-12-07 1986-07-01 American Telephone And Telegraph Company Clock recovery circuit

Also Published As

Publication number Publication date
EP0202597B1 (en) 1991-05-22
EP0202597A2 (en) 1986-11-26
AU5743686A (en) 1986-11-20
DE3679351D1 (en) 1991-06-27
EP0202597A3 (en) 1987-09-16
ATE63793T1 (en) 1991-06-15

Similar Documents

Publication Publication Date Title
EP0332467A3 (en) Circuit for detecting a lock of a phase locked loop
EP0895356A3 (en) Signal change detection circuit
DE2965314D1 (en) DEMODULATOR ARRANGEMENT FOR DIPHASE DIGITALLY MODULATED SIGNALS
JPS6444154A (en) Circuit structure for signal decoding in frequency modulation transmission
AU583921B2 (en) Circuit arrangements for recovering the clock rate of an isochronous binary signal
JPS6471247A (en) Interface circuit
AU577336B2 (en) Regenerating the significant instants of a periodic signal
JP2956309B2 (en) Signal receiving circuit
EP1094632A3 (en) Digital PLL device
DE69721183D1 (en) Digital signal reproduction
JPS57160214A (en) Flip-flop circuit and counter circuit using it
JPS57160246A (en) Asynchronous binary signal pnm system
SU1444708A1 (en) Device for controlling electric motor speed
JPS5679524A (en) Conversion circuit for duty cycle
SU886283A1 (en) Bipulse-to-binary signal converter
DK14684A (en) FASELOAD COAT WITH DC MODULATION CAPACITY
JPS6453624A (en) Clock interruption detecting circuit
JPS55110456A (en) Modulation method for digital signal and its modulation circuit
CELLIER et al. Digital numerically controlled oscillator[Patent]
JPS5599826A (en) Phase variable circuit
JPS55147821A (en) Digital filter
JPS57111813A (en) Data demodulating system
JPS6449425A (en) Frequency dividing circuit
JPS56161748A (en) Data reception circuit
JPS5768945A (en) Timing pickup circuit for di-code