ATE487296T1 - System und verfahren zur leistungsverbesserung digitaler systeme - Google Patents
System und verfahren zur leistungsverbesserung digitaler systemeInfo
- Publication number
- ATE487296T1 ATE487296T1 AT03790151T AT03790151T ATE487296T1 AT E487296 T1 ATE487296 T1 AT E487296T1 AT 03790151 T AT03790151 T AT 03790151T AT 03790151 T AT03790151 T AT 03790151T AT E487296 T1 ATE487296 T1 AT E487296T1
- Authority
- AT
- Austria
- Prior art keywords
- slower
- present
- computation
- clock
- faster
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1695—Error detection or correction of the data by redundancy in hardware which are operating with time diversity
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
- G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Hardware Redundancy (AREA)
- Advance Control (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Mobile Radio Communication Systems (AREA)
- Manipulation Of Pulses (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US42973602P | 2002-11-27 | 2002-11-27 | |
PCT/US2003/038010 WO2004051907A2 (en) | 2002-11-27 | 2003-11-26 | System and method of digital system performance enhancement |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE487296T1 true ATE487296T1 (de) | 2010-11-15 |
Family
ID=32469367
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT03790151T ATE487296T1 (de) | 2002-11-27 | 2003-11-26 | System und verfahren zur leistungsverbesserung digitaler systeme |
Country Status (7)
Country | Link |
---|---|
EP (1) | EP1570599B1 (de) |
JP (1) | JP4383353B2 (de) |
CN (1) | CN1830173A (de) |
AT (1) | ATE487296T1 (de) |
AU (1) | AU2003293162A1 (de) |
DE (1) | DE60334837D1 (de) |
WO (1) | WO2004051907A2 (de) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4510052B2 (ja) * | 2007-05-23 | 2010-07-21 | 株式会社東芝 | 半導体集積回路装置及びデューティ制御方法 |
JP5834936B2 (ja) * | 2012-01-17 | 2015-12-24 | ソニー株式会社 | 情報処理装置および情報処理装置の制御方法 |
JP5775896B2 (ja) * | 2013-03-25 | 2015-09-09 | 株式会社日立システムズ | 論理演算処理装置 |
JP5775897B2 (ja) * | 2013-03-25 | 2015-09-09 | 株式会社日立システムズ | 複数の再構成可能論理回路を環状直列に接続して、パイプライン処理を実現する論理処理装置 |
CN111765286A (zh) * | 2020-06-04 | 2020-10-13 | 嘉里粮油(防城港)有限公司 | 一种灌油房管道防开错***及方法 |
CN115016997B (zh) * | 2022-08-08 | 2022-11-18 | 南京芯驰半导体科技有限公司 | 慢时钟域lockstep模块中寄存器的快速诊断***及方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2993463B2 (ja) * | 1997-05-08 | 1999-12-20 | 日本電気株式会社 | 同期回路制御装置 |
GB2340627B (en) * | 1998-08-13 | 2000-10-04 | Plessey Telecomm | Data processing system |
JP3327256B2 (ja) * | 1999-06-17 | 2002-09-24 | 日本電気株式会社 | クロックリカバリ回路及び位相比較方法 |
JP3450814B2 (ja) | 2000-09-26 | 2003-09-29 | 松下電器産業株式会社 | 情報処理装置 |
-
2003
- 2003-11-26 AU AU2003293162A patent/AU2003293162A1/en not_active Abandoned
- 2003-11-26 CN CNA2003801041456A patent/CN1830173A/zh active Pending
- 2003-11-26 EP EP03790151A patent/EP1570599B1/de not_active Expired - Lifetime
- 2003-11-26 JP JP2004557387A patent/JP4383353B2/ja not_active Expired - Fee Related
- 2003-11-26 DE DE60334837T patent/DE60334837D1/de not_active Expired - Lifetime
- 2003-11-26 WO PCT/US2003/038010 patent/WO2004051907A2/en active Application Filing
- 2003-11-26 AT AT03790151T patent/ATE487296T1/de not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO2004051907A3 (en) | 2004-10-28 |
AU2003293162A1 (en) | 2004-06-23 |
EP1570599B1 (de) | 2010-11-03 |
CN1830173A (zh) | 2006-09-06 |
EP1570599A4 (de) | 2009-07-15 |
EP1570599A2 (de) | 2005-09-07 |
JP4383353B2 (ja) | 2009-12-16 |
WO2004051907A2 (en) | 2004-06-17 |
JP2006508615A (ja) | 2006-03-09 |
DE60334837D1 (de) | 2010-12-16 |
AU2003293162A8 (en) | 2004-06-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE466330T1 (de) | Daten-prozessor | |
ATE382901T1 (de) | Verfahren, einrichtung und system zur durchführung von kalkulationsoperationen | |
ATE447740T1 (de) | Dynamisch erzeugtes betriebssystem für sensorennetze | |
FI20021984A (fi) | Menetelmä ja järjestelmä laskuoperaatioiden suorittamiseksi ja laite | |
ATE554443T1 (de) | Anweisungsgesteuerte datenverarbeitungseinrichtung und -verfahren | |
WO2009085118A3 (en) | System and method for architecture-adaptable automatic parallelization of computing code | |
ATE416418T1 (de) | Register für datenuebertragung in einem multithreaded prozessor | |
DE602005005052D1 (de) | Verfahren zur auswahl von plug-in-codemodulen in einer datenverarbeitungseinrichtung | |
DK2037412T3 (da) | Fremgangsmåde og arrangement til aritmetisk indkodning og dekodning med anvendelse af flere tabeller | |
DE502005005287D1 (de) | Verfahren und vorrichtung zur erzeugung eines modussignals bei einem rechnersystem mit mehreren komponenten | |
DE602004028747D1 (de) | Verfahren zum zählen von objekten in einer überwachten umgebung und vorrichtung dafür | |
DE60334837D1 (de) | System und verfahren zur leistungsverbesserung digitaler systeme | |
ATE429673T1 (de) | Dynamische bios-ausführung und gleichzeitiger update für einen blade-server | |
FR2847093A1 (fr) | Procede et appareil de chiffrement avec une structure (des) parallele | |
ATE429783T1 (de) | Verfahren zur reduktion von quantisierungsrauschen | |
KR101674324B1 (ko) | 실시간 제어 응용에 적용되는 태스크 스케쥴링 장치 및 방법 | |
WO2004104918A3 (en) | Dna based number system and arithmetic | |
ATE377766T1 (de) | Integrierte schaltung mit signaturberechnung | |
DE60333009D1 (de) | Filterstruktur für iterative signalverarbeitung | |
DE60325732D1 (de) | Kryptographisches verfahren und einrichtungen zur ermöglichung von berechnungen während transaktionen | |
FR2856538B1 (fr) | Procede de contre-mesure dans un composant electronique mettant en oeuvre un algorithme cryptographique du type a cle publique | |
RU2305861C2 (ru) | Устройство для округления числа в системе остаточных классов | |
ATE414946T1 (de) | Superpipeline-vliw-prozessor zur behandlung der geschwindigkeitsbegrenzung aufgrund einer bypass- schleife | |
DE60325416D1 (de) | Abfrage-zeitsteuerung von softwarebausteinen in hard-echtzeit-systemen | |
DE60238495D1 (de) | System, verfahren und rechnerprogramm zur berechnung einer schnellen fouriertransformation von datenblöcken |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |