ATE485597T1 - Integrierte schaltungen auf einem wafer und verfahren zur herstellung integrierter schaltungen - Google Patents
Integrierte schaltungen auf einem wafer und verfahren zur herstellung integrierter schaltungenInfo
- Publication number
- ATE485597T1 ATE485597T1 AT08789258T AT08789258T ATE485597T1 AT E485597 T1 ATE485597 T1 AT E485597T1 AT 08789258 T AT08789258 T AT 08789258T AT 08789258 T AT08789258 T AT 08789258T AT E485597 T1 ATE485597 T1 AT E485597T1
- Authority
- AT
- Austria
- Prior art keywords
- integrated circuits
- wafer
- producing
- pick
- circuits
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/544—Marks applied to semiconductor devices or parts, e.g. registration marks, alignment structures, wafer maps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
- H01L22/30—Structural arrangements specially adapted for testing or measuring during manufacture or treatment, or specially adapted for reliability measurements
- H01L22/34—Circuits for electrically characterising or monitoring manufacturing processes, e. g. whole test die, wafers filled with test structures, on-board-devices incorporated on each die, process control monitors or pad structures thereof, devices in scribe line
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
- H01L23/585—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries comprising conductive layers or plates or strips or rods or rings
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54426—Marks applied to semiconductor devices or parts for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2223/00—Details relating to semiconductor or other solid state devices covered by the group H01L23/00
- H01L2223/544—Marks applied to semiconductor devices or parts
- H01L2223/54473—Marks applied to semiconductor devices or parts for use after dicing
- H01L2223/5448—Located on chip prior to dicing and remaining on chip after dicing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Automation & Control Theory (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP07112371 | 2007-07-12 | ||
PCT/IB2008/052778 WO2009007929A2 (en) | 2007-07-12 | 2008-07-10 | Integrated circuits on a wafer and methods for manufacturing integrated circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE485597T1 true ATE485597T1 (de) | 2010-11-15 |
Family
ID=40229191
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT08789258T ATE485597T1 (de) | 2007-07-12 | 2008-07-10 | Integrierte schaltungen auf einem wafer und verfahren zur herstellung integrierter schaltungen |
Country Status (6)
Country | Link |
---|---|
US (1) | US9620456B2 (de) |
EP (1) | EP2168156B1 (de) |
CN (1) | CN101689541B (de) |
AT (1) | ATE485597T1 (de) |
DE (1) | DE602008003128D1 (de) |
WO (1) | WO2009007929A2 (de) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2009007932A2 (en) * | 2007-07-12 | 2009-01-15 | Nxp B.V. | Integrated circuits on a wafer and method of producing integrated circuits |
CN102428087B (zh) | 2009-04-16 | 2015-06-17 | 卡洛斯三世国家癌症研究中心基金会 | 用作激酶抑制剂的咪唑并吡嗪类化合物 |
US9798228B2 (en) * | 2015-09-29 | 2017-10-24 | Nxp B.V. | Maximizing potential good die per wafer, PGDW |
US10942444B2 (en) * | 2019-05-01 | 2021-03-09 | Nxp Usa, Inc. | Optical control modules for integrated circuit device patterning and reticles and methods including the same |
CN110271723A (zh) * | 2019-07-04 | 2019-09-24 | 宁波市鄞州特尔斐电子有限公司 | 一种集成电路撕膜机的自动撕膜装置 |
Family Cites Families (27)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3696352B2 (ja) * | 1996-12-17 | 2005-09-14 | 三菱電機株式会社 | ライフタイム評価用teg |
US6133582A (en) * | 1998-05-14 | 2000-10-17 | Lightspeed Semiconductor Corporation | Methods and apparatuses for binning partially completed integrated circuits based upon test results |
JP3758366B2 (ja) * | 1998-05-20 | 2006-03-22 | 富士通株式会社 | 半導体装置 |
US6713955B1 (en) * | 1998-11-20 | 2004-03-30 | Agilent Technologies, Inc. | Organic light emitting device having a current self-limiting structure |
JP4299420B2 (ja) * | 1999-11-09 | 2009-07-22 | 川崎マイクロエレクトロニクス株式会社 | 逐次露光方法 |
JP4271939B2 (ja) | 2001-02-27 | 2009-06-03 | エヌエックスピー ビー ヴィ | プロセス制御モジュールを有する半導体ウェハ |
JP3711341B2 (ja) * | 2001-04-27 | 2005-11-02 | 沖電気工業株式会社 | 半導体装置 |
JP3872319B2 (ja) * | 2001-08-21 | 2007-01-24 | 沖電気工業株式会社 | 半導体装置及びその製造方法 |
EP1563537B1 (de) | 2002-11-08 | 2008-04-09 | Nxp B.V. | Integrierte Schaltung mit mindestens einem Kontakthöcker |
WO2005064679A1 (en) * | 2003-12-23 | 2005-07-14 | Koninklijke Philips Electronics N.V. | Wafer with optical control modules in ic fields |
KR20060117974A (ko) | 2003-12-23 | 2006-11-17 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | 다이싱 경로에 광 제어 모듈을 구비한 웨이퍼 |
JP2007517392A (ja) | 2003-12-23 | 2007-06-28 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | 露光領域において光学制御モジュールを有するウエハ |
US7193296B2 (en) * | 2004-01-26 | 2007-03-20 | Yamaha Corporation | Semiconductor substrate |
EP1754256B1 (de) | 2004-05-28 | 2012-01-11 | Nxp B.V. | Chip mit zwei gruppen von chipkontakten |
WO2005117115A1 (en) | 2004-05-28 | 2005-12-08 | Koninklijke Philips Electronics N.V. | Chips with useful lines and dummy lines |
US7239163B1 (en) * | 2004-06-23 | 2007-07-03 | Ridgetop Group, Inc. | Die-level process monitor and method |
JP2006030318A (ja) * | 2004-07-12 | 2006-02-02 | Sanyo Electric Co Ltd | 表示装置 |
US7223673B2 (en) * | 2004-07-15 | 2007-05-29 | Taiwan Semiconductor Manufacturing Company, Ltd. | Method of manufacturing semiconductor device with crack prevention ring |
JP2006038987A (ja) * | 2004-07-23 | 2006-02-09 | Seiko Epson Corp | 表示装置、表示装置の製造方法、電子機器 |
WO2006013508A2 (en) | 2004-07-26 | 2006-02-09 | Koninklijke Philips Electronics N.V. | Wafer with improved conductive loops in the dicing lines |
KR20070045359A (ko) | 2004-08-31 | 2007-05-02 | 코닌클리즈케 필립스 일렉트로닉스 엔.브이. | 적어도 하나의 테스트 컨택트 구조를 포함하는 칩과 이를포함한 웨이퍼 |
FR2884045A1 (fr) * | 2005-03-29 | 2006-10-06 | St Microelectronics Sa | Identification d'un circuit integre de reference pour equipement de prise et pose |
US8653202B2 (en) * | 2005-06-06 | 2014-02-18 | Toray Industries, Inc. | Adhesive composition for semiconductor, semiconductor device making use of the same and process for producing semiconductor device |
US7295642B2 (en) * | 2005-06-30 | 2007-11-13 | Teradyne, Inc. | Jitter compensation and generation in testing communication devices |
JP2007067372A (ja) * | 2005-08-03 | 2007-03-15 | Matsushita Electric Ind Co Ltd | 半導体装置 |
EP2127473B1 (de) * | 2007-01-22 | 2015-08-26 | Panasonic Intellectual Property Management Co., Ltd. | Blattheizelement |
US20080290340A1 (en) * | 2007-05-23 | 2008-11-27 | Texas Instruments Incorporated | Method for fabricating a semiconductor device having embedded interconnect structures to improve die corner robustness |
-
2008
- 2008-07-10 US US12/668,419 patent/US9620456B2/en not_active Expired - Fee Related
- 2008-07-10 WO PCT/IB2008/052778 patent/WO2009007929A2/en active Application Filing
- 2008-07-10 DE DE602008003128T patent/DE602008003128D1/de active Active
- 2008-07-10 AT AT08789258T patent/ATE485597T1/de not_active IP Right Cessation
- 2008-07-10 CN CN2008800243186A patent/CN101689541B/zh not_active Expired - Fee Related
- 2008-07-10 EP EP08789258A patent/EP2168156B1/de not_active Not-in-force
Also Published As
Publication number | Publication date |
---|---|
EP2168156A2 (de) | 2010-03-31 |
DE602008003128D1 (de) | 2010-12-02 |
EP2168156B1 (de) | 2010-10-20 |
WO2009007929A3 (en) | 2009-04-02 |
US9620456B2 (en) | 2017-04-11 |
CN101689541A (zh) | 2010-03-31 |
CN101689541B (zh) | 2012-01-25 |
WO2009007929A2 (en) | 2009-01-15 |
US20100140748A1 (en) | 2010-06-10 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE524955T1 (de) | Verfahren zur herstellung eines elektronischen moduls | |
WO2011154360A3 (fr) | Circuit integre a dispositif de type fet sans jonction et a depletion | |
WO2008042447A3 (en) | Method and system for the modular design and layout of integrated circuits | |
TW200727372A (en) | Method for the production of enclosed electronic components, and enclosed electronic component | |
TW200951672A (en) | System and method for modifying a data set of a photomask | |
ATE485597T1 (de) | Integrierte schaltungen auf einem wafer und verfahren zur herstellung integrierter schaltungen | |
WO2011100647A3 (en) | Double-sided reusable template for fabrication of semiconductor substrates for photovoltaic cell and microelectronics device manufacturing | |
TW201614411A (en) | Semiconductor system, semiconductor device, and electronic device initializing method | |
DE602004020344D1 (de) | Elektronische vorrichtung, anordnung und verfahren zum herstellen einer elektronischen vorrichtung | |
EP1921675A4 (de) | Leiterplatte und diese verwendendes halbleitermodul, herstellungsverfahren für eine leiterplatte | |
DE102006001792B8 (de) | Halbleitermodul mit Halbleiterchipstapel und Verfahren zur Herstellung desselben | |
TW200625535A (en) | Method for manufacturing semiconductor device, and semiconductor device and electronic device | |
SE0801620L (sv) | Metoder för tillverkning av en startsubstratskiva för halvledartillverkning, med skivgenomgående anslutningar | |
WO2009008376A1 (ja) | 半導体装置の製造方法、半導体装置、半導体製造装置、および、記憶媒体 | |
HK1144235A1 (en) | Method for picking up semiconductor chips from a wafer table and mounting the removed semiconductor chips on a substrate | |
EP2377839A4 (de) | Verfahren zur herstellung eines siliciumnitridsubstrats, siliciumnitridsubstrat, siliciumnitridschaltungssubstrat und halbleitermodul | |
ATE542240T1 (de) | Schaltung zur parallelversorgung mit strom während des prüfens mehrerer auf einem halbleiterwafer integrierter elektronischer anordnungen | |
WO2012169866A3 (en) | Printed circuit board and method for manufacturing the same | |
TW200710400A (en) | Method and apparatus for manufacturing a probe card | |
DE102018210721A8 (de) | Halbleitermodul, Verfahren zum Herstellen desselben und Vorrichtung zur Umwandlung elektrischer Leistung | |
ATE531131T1 (de) | Verfahren und vorrichtung zum verteilen mehrerer signaleingänge an mehrere integrierte schaltungen | |
WO2008135810A3 (en) | Method and apparatus for designing an integrated circuit | |
TW200717763A (en) | Tape carrier for TAB and method of manufacturing the same | |
SG162682A1 (en) | Manufacturing method for semiconductor devices | |
WO2009043670A3 (de) | Elektronische schaltung aus teilschaltungen und verfahren zu deren herstellung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |