ATE389208T1 - Assoziativspeicher zur cachespeicherung - Google Patents
Assoziativspeicher zur cachespeicherungInfo
- Publication number
- ATE389208T1 ATE389208T1 AT00955510T AT00955510T ATE389208T1 AT E389208 T1 ATE389208 T1 AT E389208T1 AT 00955510 T AT00955510 T AT 00955510T AT 00955510 T AT00955510 T AT 00955510T AT E389208 T1 ATE389208 T1 AT E389208T1
- Authority
- AT
- Austria
- Prior art keywords
- data
- associative memory
- search
- associative
- caching
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Debugging And Monitoring (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14840699P | 1999-08-11 | 1999-08-11 | |
US09/636,305 US6378042B1 (en) | 1999-08-11 | 2000-08-10 | Caching associative memory |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE389208T1 true ATE389208T1 (de) | 2008-03-15 |
Family
ID=26845830
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT00955510T ATE389208T1 (de) | 1999-08-11 | 2000-08-11 | Assoziativspeicher zur cachespeicherung |
Country Status (6)
Country | Link |
---|---|
US (1) | US6378042B1 (de) |
EP (1) | EP1212684B1 (de) |
AT (1) | ATE389208T1 (de) |
AU (1) | AU6770700A (de) |
DE (1) | DE60038307T2 (de) |
WO (1) | WO2001011469A1 (de) |
Families Citing this family (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1667027A1 (de) | 1999-09-07 | 2006-06-07 | Intel Corporation | Zwischenspeicherung (Caching) in dynamischem Speicher |
JP4097883B2 (ja) * | 2000-07-04 | 2008-06-11 | 松下電器産業株式会社 | データ転送装置および方法 |
US20020049922A1 (en) * | 2000-10-25 | 2002-04-25 | Neocore Inc. | Search engine system and method |
US6775745B1 (en) * | 2001-09-07 | 2004-08-10 | Roxio, Inc. | Method and apparatus for hybrid data caching mechanism |
US6820170B1 (en) | 2002-06-24 | 2004-11-16 | Applied Micro Circuits Corporation | Context based cache indexing |
US7013367B2 (en) * | 2002-07-18 | 2006-03-14 | Intel Corporation | Caching associative memory using non-overlapping data |
JP2005190429A (ja) * | 2003-12-26 | 2005-07-14 | Hiroshima Univ | 参照データ認識・学習方法及びパターン認識システム |
US7392349B1 (en) * | 2004-01-27 | 2008-06-24 | Netlogic Microsystems, Inc. | Table management within a policy-based routing system |
US20060242368A1 (en) * | 2005-04-26 | 2006-10-26 | Cheng-Yen Huang | Method of Queuing and Related Apparatus |
US7502890B2 (en) * | 2006-07-07 | 2009-03-10 | International Business Machines Corporation | Method and apparatus for dynamic priority-based cache replacement |
US9052826B2 (en) * | 2006-07-28 | 2015-06-09 | Condusiv Technologies Corporation | Selecting storage locations for storing data based on storage location attributes and data usage statistics |
US7870128B2 (en) | 2006-07-28 | 2011-01-11 | Diskeeper Corporation | Assigning data for storage based on speed with which data may be retrieved |
US20090132621A1 (en) * | 2006-07-28 | 2009-05-21 | Craig Jensen | Selecting storage location for file storage based on storage longevity and speed |
US8812533B1 (en) * | 2009-05-21 | 2014-08-19 | Salesforce.Com, Inc. | System, method and computer program product for automatically presenting selectable options in a lookup field |
US8438330B2 (en) | 2010-05-17 | 2013-05-07 | Netlogic Microsystems, Inc. | Updating cam arrays using prefix length distribution prediction |
US20120124291A1 (en) * | 2010-11-16 | 2012-05-17 | International Business Machines Corporation | Secondary Cache Memory With A Counter For Determining Whether to Replace Cached Data |
US9286237B2 (en) * | 2013-03-11 | 2016-03-15 | Intel Corporation | Memory imbalance prediction based cache management |
US20150039823A1 (en) * | 2013-07-30 | 2015-02-05 | Mediatek Inc. | Table lookup apparatus using content-addressable memory based device and related table lookup method thereof |
Family Cites Families (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3911401A (en) | 1973-06-04 | 1975-10-07 | Ibm | Hierarchial memory/storage system for an electronic computer |
US4980823A (en) * | 1987-06-22 | 1990-12-25 | International Business Machines Corporation | Sequential prefetching with deconfirmation |
EP0496439B1 (de) * | 1991-01-15 | 1998-01-21 | Koninklijke Philips Electronics N.V. | Rechneranordnung mit Mehrfachpufferdatencachespeicher und Verfahren dafür |
US5265232A (en) * | 1991-04-03 | 1993-11-23 | International Business Machines Corporation | Coherence control by data invalidation in selected processor caches without broadcasting to processor caches not having the data |
US5761706A (en) * | 1994-11-01 | 1998-06-02 | Cray Research, Inc. | Stream buffers for high-performance computer memory system |
US5701426A (en) * | 1995-03-31 | 1997-12-23 | Bull Information Systems Inc. | Data processing system and method using cache miss address prediction and forced LRU status in a cache memory to improve cache hit ratio |
US5996071A (en) * | 1995-12-15 | 1999-11-30 | Via-Cyrix, Inc. | Detecting self-modifying code in a pipelined processor with branch processing by comparing latched store address to subsequent target address |
US6195735B1 (en) * | 1996-12-31 | 2001-02-27 | Texas Instruments Incorporated | Prefetch circuity for prefetching variable size data |
US5970509A (en) * | 1997-05-30 | 1999-10-19 | National Semiconductor Corporation | Hit determination circuit for selecting a data set based on miss determinations in other data sets and method of operation |
US6065091A (en) * | 1997-05-30 | 2000-05-16 | Via-Cyrix, Inc. | Translation look-aside buffer slice circuit and method of operation |
US6226710B1 (en) | 1997-11-14 | 2001-05-01 | Utmc Microelectronic Systems Inc. | Content addressable memory (CAM) engine |
US6161144A (en) * | 1998-01-23 | 2000-12-12 | Alcatel Internetworking (Pe), Inc. | Network switching device with concurrent key lookups |
GB2348024B (en) * | 1999-03-16 | 2003-06-25 | Ibm | Cache memory systems |
-
2000
- 2000-08-10 US US09/636,305 patent/US6378042B1/en not_active Expired - Fee Related
- 2000-08-11 WO PCT/US2000/022242 patent/WO2001011469A1/en active Application Filing
- 2000-08-11 AT AT00955510T patent/ATE389208T1/de not_active IP Right Cessation
- 2000-08-11 AU AU67707/00A patent/AU6770700A/en not_active Abandoned
- 2000-08-11 DE DE60038307T patent/DE60038307T2/de not_active Expired - Lifetime
- 2000-08-11 EP EP00955510A patent/EP1212684B1/de not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
US6378042B1 (en) | 2002-04-23 |
WO2001011469A1 (en) | 2001-02-15 |
DE60038307D1 (de) | 2008-04-24 |
EP1212684A1 (de) | 2002-06-12 |
AU6770700A (en) | 2001-03-05 |
DE60038307T2 (de) | 2009-03-19 |
EP1212684B1 (de) | 2008-03-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE389208T1 (de) | Assoziativspeicher zur cachespeicherung | |
WO2002027495A3 (en) | Electronic information caching | |
KR100558631B1 (ko) | 플래쉬 메모리 시스템의 고속 웨이크-업을 위한 방법 | |
AU2003302824A1 (en) | Improved tlb management for real-time applications | |
US6782453B2 (en) | Storing data in memory | |
KR940024591A (ko) | 컴퓨터 장치 | |
US7793070B2 (en) | Processing system implementing multiple page size memory organization with multiple translation lookaside buffers having differing characteristics | |
BR0007609A (pt) | Sistema e método para apresentação de dados emcanal | |
KR910014814A (ko) | 가상 캐쉬를 이용하는 다중 처리컴퓨터 시스템의 일치성 유지 장치 | |
KR920013131A (ko) | 내용 주소화 메모리용 우선 변환 참조 버퍼의 공간 절약을 위한 장치 및 방법 | |
TW200601045A (en) | Adaptive caching | |
TW343303B (en) | Cache flushing device and computer system applied with the same | |
KR930022210A (ko) | 캐시 미스 버퍼 | |
EP0343567A3 (de) | Mehrprozessoranordnung und Cache-Speichervorrichtung zur Verwendung in dieser Anordnung | |
ATE542179T1 (de) | Mehrstufiges cachespeichersystem | |
BR9917358B1 (pt) | meio legÍvel por computador, sistema, e, mÉtodos para suportar armazenamento persistente de um conjunto de dados, e para atualizar um conjunto de dados. | |
US20220300456A1 (en) | System and methods for providing fast cacheable access to a key-value device through a filesystem interface | |
WO2004049169A3 (en) | Using a cache miss pattern to address a stride prediction table | |
US7483930B1 (en) | Method and apparatus for maintaining an object-based write barrier to facilitate garbage-collection operations | |
US6990551B2 (en) | System and method for employing a process identifier to minimize aliasing in a linear-addressed cache | |
US7181590B2 (en) | Method for page sharing in a processor with multiple threads and pre-validated caches | |
TW200705187A (en) | Storing queries on devices with rewritable media | |
US20050177701A1 (en) | Address coversion technique in a context switching environment | |
GB2387939A (en) | Object addresed memory hierarchy | |
KR900018819A (ko) | 캐시 메모리 액세스 장치 및 방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |