ATE374973T1 - Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessoren - Google Patents
Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessorenInfo
- Publication number
- ATE374973T1 ATE374973T1 AT04769834T AT04769834T ATE374973T1 AT E374973 T1 ATE374973 T1 AT E374973T1 AT 04769834 T AT04769834 T AT 04769834T AT 04769834 T AT04769834 T AT 04769834T AT E374973 T1 ATE374973 T1 AT E374973T1
- Authority
- AT
- Austria
- Prior art keywords
- processors
- data processing
- processing circuit
- integrated data
- router
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
- G06F15/8023—Two dimensional arrays, e.g. mesh, torus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Multi Processors (AREA)
- Hardware Redundancy (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP03103322 | 2003-09-09 |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE374973T1 true ATE374973T1 (de) | 2007-10-15 |
Family
ID=34259263
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT04769834T ATE374973T1 (de) | 2003-09-09 | 2004-08-20 | Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessoren |
Country Status (8)
Country | Link |
---|---|
US (1) | US20070165547A1 (de) |
EP (1) | EP1665065B1 (de) |
JP (1) | JP4818920B2 (de) |
KR (1) | KR101200598B1 (de) |
CN (1) | CN1849598A (de) |
AT (1) | ATE374973T1 (de) |
DE (1) | DE602004009324T2 (de) |
WO (1) | WO2005024644A2 (de) |
Families Citing this family (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070124565A1 (en) * | 2003-06-18 | 2007-05-31 | Ambric, Inc. | Reconfigurable processing array having hierarchical communication network |
JP4755033B2 (ja) * | 2006-07-05 | 2011-08-24 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
US20080126472A1 (en) * | 2006-08-28 | 2008-05-29 | Tableau, Llc | Computer communication |
US20080052490A1 (en) * | 2006-08-28 | 2008-02-28 | Tableau, Llc | Computational resource array |
US20080052429A1 (en) * | 2006-08-28 | 2008-02-28 | Tableau, Llc | Off-board computational resources |
US20080052525A1 (en) * | 2006-08-28 | 2008-02-28 | Tableau, Llc | Password recovery |
US7962717B2 (en) * | 2007-03-14 | 2011-06-14 | Xmos Limited | Message routing scheme |
US7994818B2 (en) | 2007-06-20 | 2011-08-09 | Agate Logic (Beijing), Inc. | Programmable interconnect network for logic array |
JP4676463B2 (ja) * | 2007-07-13 | 2011-04-27 | 株式会社日立製作所 | 並列計算機システム |
US7826455B2 (en) * | 2007-11-02 | 2010-11-02 | Cisco Technology, Inc. | Providing single point-of-presence across multiple processors |
CN101320364A (zh) * | 2008-06-27 | 2008-12-10 | 北京大学深圳研究生院 | 一种阵列处理器结构 |
US8307116B2 (en) * | 2009-06-19 | 2012-11-06 | Board Of Regents Of The University Of Texas System | Scalable bus-based on-chip interconnection networks |
US10698859B2 (en) * | 2009-09-18 | 2020-06-30 | The Board Of Regents Of The University Of Texas System | Data multicasting with router replication and target instruction identification in a distributed multi-core processing architecture |
KR101594853B1 (ko) * | 2009-11-27 | 2016-02-17 | 삼성전자주식회사 | 컴퓨터 칩, 및 상기 컴퓨터 칩에서의 정보 라우팅 방법 |
CN102063408B (zh) * | 2010-12-13 | 2012-05-30 | 北京时代民芯科技有限公司 | 一种多核处理器片内数据总线 |
JP5171971B2 (ja) * | 2011-01-17 | 2013-03-27 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
US9329834B2 (en) | 2012-01-10 | 2016-05-03 | Intel Corporation | Intelligent parametric scratchap memory architecture |
CN104813306B (zh) * | 2012-11-21 | 2017-07-04 | 相干逻辑公司 | 具有散布处理器dma‑fifo的处理*** |
US10452399B2 (en) | 2015-09-19 | 2019-10-22 | Microsoft Technology Licensing, Llc | Broadcast channel architectures for block-based processors |
US10713558B2 (en) * | 2016-12-30 | 2020-07-14 | Intel Corporation | Neural network with reconfigurable sparse connectivity and online learning |
US11062203B2 (en) * | 2016-12-30 | 2021-07-13 | Intel Corporation | Neuromorphic computer with reconfigurable memory mapping for various neural network topologies |
US10963379B2 (en) | 2018-01-30 | 2021-03-30 | Microsoft Technology Licensing, Llc | Coupling wide memory interface to wide write back paths |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4251861A (en) * | 1978-10-27 | 1981-02-17 | Mago Gyula A | Cellular network of processors |
US4860201A (en) * | 1986-09-02 | 1989-08-22 | The Trustees Of Columbia University In The City Of New York | Binary tree parallel processor |
EP0605401B1 (de) * | 1988-09-19 | 1998-04-22 | Fujitsu Limited | Paralleles Rechnersystem mit Verwendung eines S.I.M.D.-Verfahrens |
US5161156A (en) * | 1990-02-02 | 1992-11-03 | International Business Machines Corporation | Multiprocessing packet switching connection system having provision for error correction and recovery |
DE4129614C2 (de) * | 1990-09-07 | 2002-03-21 | Hitachi Ltd | System und Verfahren zur Datenverarbeitung |
US5561768A (en) * | 1992-03-17 | 1996-10-01 | Thinking Machines Corporation | System and method for partitioning a massively parallel computer system |
US6000024A (en) * | 1997-10-15 | 1999-12-07 | Fifth Generation Computer Corporation | Parallel computing system |
US6622233B1 (en) * | 1999-03-31 | 2003-09-16 | Star Bridge Systems, Inc. | Hypercomputer |
US6745317B1 (en) * | 1999-07-30 | 2004-06-01 | Broadcom Corporation | Three level direct communication connections between neighboring multiple context processing elements |
JP2001167066A (ja) * | 1999-12-08 | 2001-06-22 | Nec Corp | プロセッサ間通信方法及びマルチプロセッサシステム |
US20030123492A1 (en) * | 2001-05-14 | 2003-07-03 | Locke Samuel Ray | Efficient multiplexing system and method |
-
2004
- 2004-08-20 JP JP2006525933A patent/JP4818920B2/ja not_active Expired - Fee Related
- 2004-08-20 DE DE602004009324T patent/DE602004009324T2/de active Active
- 2004-08-20 CN CNA2004800257157A patent/CN1849598A/zh active Pending
- 2004-08-20 WO PCT/IB2004/051510 patent/WO2005024644A2/en active IP Right Grant
- 2004-08-20 US US10/570,966 patent/US20070165547A1/en not_active Abandoned
- 2004-08-20 AT AT04769834T patent/ATE374973T1/de not_active IP Right Cessation
- 2004-08-20 EP EP04769834A patent/EP1665065B1/de not_active Not-in-force
- 2004-08-20 KR KR1020067004886A patent/KR101200598B1/ko active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
JP2007505383A (ja) | 2007-03-08 |
US20070165547A1 (en) | 2007-07-19 |
DE602004009324D1 (de) | 2007-11-15 |
CN1849598A (zh) | 2006-10-18 |
JP4818920B2 (ja) | 2011-11-16 |
EP1665065A2 (de) | 2006-06-07 |
DE602004009324T2 (de) | 2008-07-10 |
WO2005024644A2 (en) | 2005-03-17 |
KR20060131730A (ko) | 2006-12-20 |
KR101200598B1 (ko) | 2012-11-12 |
EP1665065B1 (de) | 2007-10-03 |
WO2005024644A3 (en) | 2005-05-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
ATE374973T1 (de) | Integrierte datenverarbeitungsschaltung mit mehreren programmierbaren prozessoren | |
US10374952B2 (en) | Method for increasing layer-3 longest prefix match scale | |
CN104303166B (zh) | 高性能互连链路层 | |
US9992135B2 (en) | Apparatus and method for fusion of compute and switching functions of exascale system into a single component by using configurable network-on-chip fabric with distributed dual mode input-output ports and programmable network interfaces | |
JP2015535630A5 (de) | ||
DE60316458D1 (de) | Integrierter schaltkreis und verfahren zum erstellen von transaktionen | |
TW200707457A (en) | Integrated circuit memory array configuration including decoding compatibility with partial implementation of multiple memory layers | |
AU2003207847A1 (en) | Network data storage-related operations | |
KR20040093392A (ko) | 프로세서 북 및 데이터 처리 시스템 | |
DE60239862D1 (de) | Integrierter schaltkreis | |
DE60333837D1 (de) | Verarbeitungssystem mit vermischten prozessoren und kommunikationselementen | |
WO2005114433A3 (en) | Integrated circuit with a plurality of host processor family types | |
ATE408281T1 (de) | Skalierbarer router | |
DE60323847D1 (de) | Programmierbare pipeline-matrix mit teilweise globalen konfigurationsbussen | |
KR101077285B1 (ko) | 멀티프로세서 시스템들에서 사용하기 위한 프로세서써로게이트와 이를 사용하는 멀티프로세서 시스템 | |
US20140269685A1 (en) | System guided surrogating control in broadcast and multicast | |
Bhagyanath et al. | Exploring different execution paradigms in exposed datapath architectures with buffered processing units | |
DE60004197D1 (de) | Packetumleiteinrichtung | |
DE60120970D1 (de) | Anordnung zur mehrprotokollbehandlung | |
Yamada et al. | Folded fat H-tree: An interconnection topology for dynamically reconfigurable processor array | |
TW200629080A (en) | Method and apparatus for implementing heterogeneous interconnects | |
ATE338976T1 (de) | Vliw prozessor mit datenueberflussmittel | |
Liu et al. | Application of Butterfly Clos‐Network in Network‐on‐Chip | |
Salunke et al. | Design of embedded web server based on NIOS-II soft core processor | |
Puttegowda | Context switching strategies in a run-time reconfigurable system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |