ATE321338T1 - Ausgangspuffer - Google Patents
AusgangspufferInfo
- Publication number
- ATE321338T1 ATE321338T1 AT99202681T AT99202681T ATE321338T1 AT E321338 T1 ATE321338 T1 AT E321338T1 AT 99202681 T AT99202681 T AT 99202681T AT 99202681 T AT99202681 T AT 99202681T AT E321338 T1 ATE321338 T1 AT E321338T1
- Authority
- AT
- Austria
- Prior art keywords
- drive
- node
- potential
- phased
- standard
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1057—Data output buffers, e.g. comprising level conversion circuits, circuits for adapting load
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/106—Data output latches
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
- G11C7/1069—I/O lines read out arrangements
Landscapes
- Logic Circuits (AREA)
- Amplifiers (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IN1866MA1998 | 1998-08-19 | ||
US09/264,433 US6225824B1 (en) | 1999-03-08 | 1999-03-08 | High speed output buffer for high/low voltage operation |
Publications (1)
Publication Number | Publication Date |
---|---|
ATE321338T1 true ATE321338T1 (de) | 2006-04-15 |
Family
ID=26324863
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
AT99202681T ATE321338T1 (de) | 1998-08-19 | 1999-08-19 | Ausgangspuffer |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0982733B1 (de) |
AT (1) | ATE321338T1 (de) |
DE (1) | DE69930462T2 (de) |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0777345B2 (ja) * | 1988-11-04 | 1995-08-16 | 三菱電機株式会社 | 半導体装置 |
US4906867A (en) * | 1988-11-09 | 1990-03-06 | Ncr Corporation | Buffer circuit with load sensitive transition control |
US5255222A (en) * | 1991-01-23 | 1993-10-19 | Ramtron International Corporation | Output control circuit having continuously variable drive current |
JP2792795B2 (ja) * | 1992-10-29 | 1998-09-03 | 三菱電機株式会社 | 半導体集積装置 |
KR0135735B1 (ko) * | 1992-11-04 | 1998-05-15 | 기다오까 다까시 | 소음발생을 억제하는 개량된 출력 드라이버 회로 및 번인테스트를 위한 개량된 반도체 집적회로 장치 |
JP2790061B2 (ja) * | 1994-10-28 | 1998-08-27 | 日本電気株式会社 | 不揮発性半導体記憶装置 |
EP0811978A1 (de) * | 1996-06-03 | 1997-12-10 | Texas Instruments Incorporated | Ausgangpuffer für dynamische Direktzugriffspeicher |
-
1999
- 1999-08-19 EP EP99202681A patent/EP0982733B1/de not_active Expired - Lifetime
- 1999-08-19 DE DE69930462T patent/DE69930462T2/de not_active Expired - Lifetime
- 1999-08-19 AT AT99202681T patent/ATE321338T1/de not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0982733A3 (de) | 2000-05-24 |
DE69930462T2 (de) | 2006-11-16 |
DE69930462D1 (de) | 2006-05-11 |
EP0982733A2 (de) | 2000-03-01 |
EP0982733B1 (de) | 2006-03-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3415241B2 (ja) | 電圧変換器 | |
US6693469B2 (en) | Buffer interface architecture | |
US5296757A (en) | Low-noise output driver having separate supply lines and sequenced operation for transient and steady-state portions | |
EP0330628B1 (de) | Spannungsseitige MOS-Treiberschaltung | |
US7411423B2 (en) | Logic activation circuit | |
EP0351820B1 (de) | Ausgangschaltung | |
EP0196113A2 (de) | Tri-state-Pufferschaltung | |
EP0768762A1 (de) | Ausgangsschaltung | |
ATE321338T1 (de) | Ausgangspuffer | |
EP0718976A2 (de) | Schnelle logische Ausgangspufferschaltung | |
KR890007503A (ko) | 반도체집적회로 | |
US5438283A (en) | Fast static cascode logic gate | |
JP3292114B2 (ja) | 電圧駆動型トランジスタの駆動装置 | |
KR100472727B1 (ko) | 저전압용 인버터 체인 회로_ | |
JPH02196519A (ja) | ドライバ回路 | |
IT1313719B1 (it) | Stadio d'uscita per circuiti comparatori ad alta velocita' | |
US5122681A (en) | Synchronous BiCMOS logic gate | |
JP3485314B2 (ja) | 放電制御回路 | |
US5583455A (en) | Semiconductor logic circuit using a first power source and a second power source | |
KR100211764B1 (ko) | 전압승압회로를 이용한 스태틱 램의 데이터 출력 구동기 | |
JP2000124787A (ja) | 半導体装置 | |
JP2002100978A (ja) | 両極性レベルシフト回路 | |
JPH07288460A (ja) | Cmos出力回路 | |
KR100506047B1 (ko) | 고속 동작용 반도체 장치 | |
JP2728031B2 (ja) | バイポーラcmis型論理回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
RER | Ceased as to paragraph 5 lit. 3 law introducing patent treaties |