AR086607A1 - Metodo, sistema y dispositivo informatico para lograr computacion heterogenea desacoplada del sistema operativo - Google Patents

Metodo, sistema y dispositivo informatico para lograr computacion heterogenea desacoplada del sistema operativo

Info

Publication number
AR086607A1
AR086607A1 ARP120101903A ARP120101903A AR086607A1 AR 086607 A1 AR086607 A1 AR 086607A1 AR P120101903 A ARP120101903 A AR P120101903A AR P120101903 A ARP120101903 A AR P120101903A AR 086607 A1 AR086607 A1 AR 086607A1
Authority
AR
Argentina
Prior art keywords
operating system
cores
hypervisor
allocation
heterogenous
Prior art date
Application number
ARP120101903A
Other languages
English (en)
Inventor
Jered Aasheim
Original Assignee
Microsoft Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microsoft Corp filed Critical Microsoft Corp
Publication of AR086607A1 publication Critical patent/AR086607A1/es

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/455Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533Hypervisors; Virtual machine monitors
    • G06F9/45558Hypervisor-specific management and integration aspects
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/22Microcontrol or microprogram arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/50Allocation of resources, e.g. of the central processing unit [CPU]
    • G06F9/5094Allocation of resources, e.g. of the central processing unit [CPU] where the allocation takes into account power or heat criteria
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/455Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G06F9/45533Hypervisors; Virtual machine monitors
    • G06F9/45558Hypervisor-specific management and integration aspects
    • G06F2009/45595Network integration; Enabling network access in virtual machine instances
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Sources (AREA)
  • Stored Programmes (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
  • Feedback Control In General (AREA)

Abstract

Se describe aquí un sistema de procesamiento heterogéneo que proporciona un hipervisor de software para controlar de forma autónoma la asignación de subprocesos del sistema operativo a través de núcleos grandes y pequeños, sin el conocimiento o involucramiento del sistema operativo, para mejorar la eficiencia energética o lograr otros objetivos de procesamiento. El sistema presenta al sistema operativo un conjunto finito de núcleos de computo virtualizados para los cuales el sistema asigna subprocesos para su ejecución. Subsecuentemente, el hipervisor controla inteligentemente la asignación y selección física de cuál/es núcleo/s ejecutará(n) cada subproceso para administrar el uso de la energía u otros requerimientos de procesamiento. Mediante la utilización de un hipervisor de software para abstraer la arquitectura computacional grande y pequeña subyacente, las diferencias operativas de rendimiento y energía entre los núcleos permanecen opacas para el sistema operativo. La indirección inherente también desvincula el lanzamiento, de hardware con nuevas capacidades de la planificación de lanzamiento del sistema operativo.
ARP120101903A 2011-06-08 2012-05-30 Metodo, sistema y dispositivo informatico para lograr computacion heterogenea desacoplada del sistema operativo AR086607A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US13/155,387 US8793686B2 (en) 2011-06-08 2011-06-08 Operating system decoupled heterogeneous computing

Publications (1)

Publication Number Publication Date
AR086607A1 true AR086607A1 (es) 2014-01-08

Family

ID=47294262

Family Applications (1)

Application Number Title Priority Date Filing Date
ARP120101903A AR086607A1 (es) 2011-06-08 2012-05-30 Metodo, sistema y dispositivo informatico para lograr computacion heterogenea desacoplada del sistema operativo

Country Status (8)

Country Link
US (2) US8793686B2 (es)
EP (1) EP2718813B1 (es)
JP (2) JP6029660B2 (es)
KR (1) KR101907564B1 (es)
CN (1) CN103597449B (es)
AR (1) AR086607A1 (es)
TW (1) TWI536269B (es)
WO (1) WO2012170746A2 (es)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR101858159B1 (ko) * 2012-05-08 2018-06-28 삼성전자주식회사 멀티-cpu 시스템과 이를 포함하는 컴퓨팅 시스템
US9026819B2 (en) 2012-10-01 2015-05-05 College Of William And Mary Method of conserving power based on electronic device's I/O pattern
US9639372B2 (en) * 2012-12-28 2017-05-02 Intel Corporation Apparatus and method for heterogeneous processors mapping to virtual cores
US9448829B2 (en) 2012-12-28 2016-09-20 Intel Corporation Hetergeneous processor apparatus and method
US9672046B2 (en) 2012-12-28 2017-06-06 Intel Corporation Apparatus and method for intelligently powering heterogeneous processor components
US9329900B2 (en) 2012-12-28 2016-05-03 Intel Corporation Hetergeneous processor apparatus and method
US10162687B2 (en) * 2012-12-28 2018-12-25 Intel Corporation Selective migration of workloads between heterogeneous compute elements based on evaluation of migration performance benefit and available energy and thermal budgets
US20140282584A1 (en) * 2013-03-14 2014-09-18 Silicon Graphics International Corp. Allocating Accelerators to Threads in a High Performance Computing System
US9727345B2 (en) * 2013-03-15 2017-08-08 Intel Corporation Method for booting a heterogeneous system and presenting a symmetric core view
US10423216B2 (en) * 2013-03-26 2019-09-24 Via Technologies, Inc. Asymmetric multi-core processor with native switching mechanism
US9713064B2 (en) * 2013-03-31 2017-07-18 Hewlett Packard Enterprise Development Lp Schedule for access to shared wireless medium based on profile data
TWI625622B (zh) 2013-10-31 2018-06-01 聯想企業解決方案(新加坡)有限公司 在多核心處理器系統與運作多核心處理器系統的電腦實施方法
US9825908B2 (en) 2013-12-11 2017-11-21 At&T Intellectual Property I, L.P. System and method to monitor and manage imperfect or compromised software
US9541985B2 (en) 2013-12-12 2017-01-10 International Business Machines Corporation Energy efficient optimization in multicore processors under quality of service (QoS)/performance constraints
US10261875B2 (en) 2013-12-18 2019-04-16 Qualcomm Incorporated Runtime optimization of multi-core system designs for increased operating life and maximized performance
US9606843B2 (en) 2013-12-18 2017-03-28 Qualcomm Incorporated Runtime optimization of multi-core system designs for increased operating life and maximized performance
US10114431B2 (en) 2013-12-31 2018-10-30 Microsoft Technology Licensing, Llc Nonhomogeneous server arrangement
KR102033434B1 (ko) * 2014-01-28 2019-10-17 한국전자통신연구원 동적 컨텍스트 스위칭 기반 멀티코어 에뮬레이션 장치 및 방법
US9413819B1 (en) * 2014-03-21 2016-08-09 Amazon Technologies, Inc. Operating system interface implementation using network-accessible services
US9694281B2 (en) 2014-06-30 2017-07-04 Microsoft Technology Licensing, Llc Data center management of multimode servers
US9424092B2 (en) 2014-09-26 2016-08-23 Microsoft Technology Licensing, Llc Heterogeneous thread scheduling
US9958932B2 (en) 2014-11-20 2018-05-01 Apple Inc. Processor including multiple dissimilar processor cores that implement different portions of instruction set architecture
US9898071B2 (en) 2014-11-20 2018-02-20 Apple Inc. Processor including multiple dissimilar processor cores
JP6447217B2 (ja) 2015-02-17 2019-01-09 富士通株式会社 実行情報通知プログラム、情報処理装置および情報処理システム
US10956571B2 (en) * 2015-05-15 2021-03-23 Intel Corporation Kernel runtime integrity using processor assists
US10628214B2 (en) 2015-06-01 2020-04-21 Samsung Electronics Co., Ltd. Method for scheduling entity in multicore processor system
US9952871B2 (en) * 2015-06-05 2018-04-24 Arm Limited Controlling execution of instructions for a processing pipeline having first out-of order execution circuitry and second execution circuitry
US9626295B2 (en) * 2015-07-23 2017-04-18 Qualcomm Incorporated Systems and methods for scheduling tasks in a heterogeneous processor cluster architecture using cache demand monitoring
US9928115B2 (en) 2015-09-03 2018-03-27 Apple Inc. Hardware migration between dissimilar cores
US9891926B2 (en) * 2015-09-30 2018-02-13 International Business Machines Corporation Heterogeneous core microarchitecture
US10372493B2 (en) * 2015-12-22 2019-08-06 Intel Corporation Thread and/or virtual machine scheduling for cores with diverse capabilities
US10073718B2 (en) 2016-01-15 2018-09-11 Intel Corporation Systems, methods and devices for determining work placement on processor cores
US10282226B2 (en) 2016-12-20 2019-05-07 Vmware, Inc. Optimizing host CPU usage based on virtual machine guest OS power and performance management
CN108334405A (zh) * 2017-01-20 2018-07-27 阿里巴巴集团控股有限公司 频率异构cpu,频率异构实现方法、装置及任务调度方法
US10459517B2 (en) * 2017-03-31 2019-10-29 Qualcomm Incorporated System and methods for scheduling software tasks based on central processing unit power characteristics
US10509457B2 (en) * 2017-04-06 2019-12-17 International Business Machines Corporation Adaptive frequency optimization in processors
US11144085B2 (en) * 2017-06-23 2021-10-12 Intel Corporation Dynamic maximum frequency limit for processing core groups
US10884953B2 (en) 2017-08-31 2021-01-05 Hewlett Packard Enterprise Development Lp Capability enforcement processors
KR102552954B1 (ko) 2018-11-07 2023-07-06 삼성전자주식회사 컴퓨팅 시스템 및 컴퓨팅 시스템의 동작 방법
KR20200097579A (ko) 2019-02-08 2020-08-19 삼성전자주식회사 프로세스 스케줄링을 위한 전자 장치, 저장 매체 및 방법
US11055094B2 (en) * 2019-06-26 2021-07-06 Intel Corporation Heterogeneous CPUID spoofing for remote processors
US11436118B2 (en) * 2019-12-27 2022-09-06 Intel Corporation Apparatus and method for adaptively scheduling work on heterogeneous processing resources
CN112835595B (zh) * 2021-02-03 2023-06-30 浪潮商用机器有限公司 一种小核架构上运行aix***的方法、装置、设备及介质
WO2023063650A1 (en) * 2021-10-13 2023-04-20 Samsung Electronics Co., Ltd. Method and apparatus of reporting automatic repeat request status in a communication system
US20230161941A1 (en) * 2021-11-22 2023-05-25 Intel Corporation Application negotiable platform thermal aware scheduler

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6920587B2 (en) 2002-04-25 2005-07-19 International Business Machines Corporation Handling multiple operating system capabilities in a logical partition data processing system
US7177925B2 (en) * 2002-09-27 2007-02-13 Avago Technologies General Ip (Singapore) Pte. Ltd. Event management system
US7007183B2 (en) 2002-12-09 2006-02-28 International Business Machines Corporation Power conservation by turning off power supply to unallocated resources in partitioned data processing systems
JP4090908B2 (ja) * 2003-02-21 2008-05-28 シャープ株式会社 画像処理装置および画像形成装置
US7257734B2 (en) 2003-07-17 2007-08-14 International Business Machines Corporation Method and apparatus for managing processors in a multi-processor data processing system
US7356665B2 (en) 2003-12-17 2008-04-08 International Business Machines Corporation Method and system for machine memory power and availability management in a processing system supporting multiple virtual machines
US7401240B2 (en) 2004-06-03 2008-07-15 International Business Machines Corporation Method for dynamically managing power in microprocessor chips according to present processing demands
US7543161B2 (en) * 2004-09-30 2009-06-02 International Business Machines Corporation Method and apparatus for tracking variable speed microprocessor performance caused by power management in a logically partitioned data processing system
US20060107262A1 (en) * 2004-11-03 2006-05-18 Intel Corporation Power consumption-based thread scheduling
US9063785B2 (en) * 2004-11-03 2015-06-23 Intel Corporation Temperature-based thread scheduling
US7814307B2 (en) 2006-03-16 2010-10-12 Microsoft Corporation Fast booting a computing device to a specialized experience
US7987464B2 (en) * 2006-07-25 2011-07-26 International Business Machines Corporation Logical partitioning and virtualization in a heterogeneous architecture
US20100306773A1 (en) 2006-11-06 2010-12-02 Lee Mark M Instant on Platform
US8230425B2 (en) * 2007-07-30 2012-07-24 International Business Machines Corporation Assigning tasks to processors in heterogeneous multiprocessors
US8055822B2 (en) * 2007-08-21 2011-11-08 International Business Machines Corporation Multicore processor having storage for core-specific operational data
US8615647B2 (en) * 2008-02-29 2013-12-24 Intel Corporation Migrating execution of thread between cores of different instruction set architecture in multi-core processor and transitioning each core to respective on / off power state
US8145927B2 (en) * 2008-09-17 2012-03-27 Hitachi, Ltd. Operation management method of information processing system
US9026824B2 (en) 2008-11-04 2015-05-05 Lenovo (Singapore) Pte. Ltd. Establishing power save mode in hypervisor system
US8190839B2 (en) 2009-03-11 2012-05-29 Applied Micro Circuits Corporation Using domains for physical address management in a multiprocessor system
US9135079B2 (en) 2009-10-21 2015-09-15 International Business Machines Corporation Dynamically assigning a portion of physical computing resource to logical partitions based on characteristics of executing logical partitions

Also Published As

Publication number Publication date
JP2017033592A (ja) 2017-02-09
KR20140033393A (ko) 2014-03-18
JP6029660B2 (ja) 2016-11-24
CN103597449A (zh) 2014-02-19
US8793686B2 (en) 2014-07-29
JP6359069B2 (ja) 2018-07-18
JP2014516192A (ja) 2014-07-07
WO2012170746A3 (en) 2013-03-14
EP2718813A2 (en) 2014-04-16
US20140325511A1 (en) 2014-10-30
TW201250599A (en) 2012-12-16
TWI536269B (zh) 2016-06-01
WO2012170746A2 (en) 2012-12-13
US20120317568A1 (en) 2012-12-13
KR101907564B1 (ko) 2018-10-12
EP2718813B1 (en) 2021-03-10
EP2718813A4 (en) 2014-10-29
CN103597449B (zh) 2017-06-20

Similar Documents

Publication Publication Date Title
AR086607A1 (es) Metodo, sistema y dispositivo informatico para lograr computacion heterogenea desacoplada del sistema operativo
DK2223203T3 (da) Udførelse af en ændring af en virtuel konfigurationstopologi
MX2016007844A (es) Metodo de procesamiento de recursos, sistema operativo y dispositivo.
WO2016118033A3 (en) Systems and methods for exposing a result of a current processor instruction upon exiting a virtual machine
JP2017532678A5 (es)
ECSP15020377A (es) Programación de carga de trabajo modal en un sistema multi-procesador heterogéneo en un chip
BR112015023300A2 (pt) fornecer dispositivos como um serviço
JP2017525035A5 (es)
EA201301283A1 (ru) Способ целевой виртуализации ресурсов в контейнере
BR112018004896A2 (pt) ?dispositivo proxy para representar múltiplas credenciais
WO2015094820A3 (en) Runtime optimization of multi-core system designs for increased operating life and maximized performance
AR095360A1 (es) Módulo de plataforma cruzada que es compartido por las aplicaciones de cliente para el acceso a los recursos del conjunto de comunicaciones enriquecidas en un dispositivo cliente
JP2014203106A5 (es)
WO2013102532A3 (en) Providing logical partitions with hardware-thread specific information reflective of exclusive use of a processor core
BR112013006483A2 (pt) programação de aplicação em plataformas heterogêneas de computação de múltiplos processadores
BR112013023752A2 (pt) método com base em computador para realizar um sistema de construção, e, sistema
WO2015124116A3 (en) System and method for isolating i/o execution via compiler and os support
CO2017013251A2 (es) Ventana de instrucción de procesador desacoplada y memoria intermedia de operando
AU2015238662A8 (en) Control area for managing multiple threads in a computer
WO2013173146A3 (en) Apps in advertisements
MX2016012528A (es) Distribucion de multiples subprocesos en una computadora.
WO2016099902A3 (en) Efficiently providing virtual machine reference points
BR112017002636A2 (pt) compartilhamento equitativo de recursos de sistema em execução de fluxo de trabalho
AR085967A1 (es) Metodo y sistema para generar y gestionar aplicaciones nativas
CN106095576A (zh) 虚拟化多核环境下非一致性i/o访问虚拟机资源迁移方法

Legal Events

Date Code Title Description
FG Grant, registration
FD Application declared void or lapsed, e.g., due to non-payment of fee