WO2023273900A1 - 一种低动态电阻增强型GaN器件 - Google Patents
一种低动态电阻增强型GaN器件 Download PDFInfo
- Publication number
- WO2023273900A1 WO2023273900A1 PCT/CN2022/099075 CN2022099075W WO2023273900A1 WO 2023273900 A1 WO2023273900 A1 WO 2023273900A1 CN 2022099075 W CN2022099075 W CN 2022099075W WO 2023273900 A1 WO2023273900 A1 WO 2023273900A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- gan
- layer
- thin layer
- gate
- enhanced
- Prior art date
Links
- 238000005530 etching Methods 0.000 claims abstract description 12
- 230000004888 barrier function Effects 0.000 claims description 30
- 229910002704 AlGaN Inorganic materials 0.000 claims description 19
- 239000000758 substrate Substances 0.000 claims description 13
- 239000002184 metal Substances 0.000 claims description 6
- 230000000694 effects Effects 0.000 abstract description 22
- 230000015556 catabolic process Effects 0.000 abstract description 9
- 238000006731 degradation reaction Methods 0.000 abstract description 7
- 238000002347 injection Methods 0.000 abstract description 4
- 239000007924 injection Substances 0.000 abstract description 4
- 238000002360 preparation method Methods 0.000 abstract description 4
- 230000005764 inhibitory process Effects 0.000 abstract 1
- 230000005533 two-dimensional electron gas Effects 0.000 description 10
- 238000013461 design Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 6
- 230000009286 beneficial effect Effects 0.000 description 3
- 238000004519 manufacturing process Methods 0.000 description 3
- 230000010287 polarization Effects 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 238000009826 distribution Methods 0.000 description 2
- 238000000407 epitaxy Methods 0.000 description 2
- 229910052594 sapphire Inorganic materials 0.000 description 2
- 239000010980 sapphire Substances 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000011982 device technology Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000005264 electron capture Effects 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7782—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET
- H01L29/7783—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with confinement of carriers by at least two heterojunctions, e.g. DHHEMT, quantum well HEMT, DHMODFET using III-V semiconductor material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/47—Schottky barrier electrodes
- H01L29/475—Schottky barrier electrodes on AIII-BV compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/10—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions with semiconductor regions connected to an electrode not carrying current to be rectified, amplified or switched and such electrode being part of a semiconductor device which comprises three or more electrodes
- H01L29/1066—Gate region of field-effect devices with PN junction gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0611—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices
- H01L29/0615—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE]
- H01L29/0619—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for increasing or controlling the breakdown voltage of reverse biased devices by the doping profile or the shape or the arrangement of the PN junction, or with supplementary regions, e.g. junction termination extension [JTE] with a supplementary region doped oppositely to or in rectifying contact with the semiconductor containing or contacting region, e.g. guard rings with PN or Schottky junction
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
- H01L29/0607—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration
- H01L29/0638—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions for preventing surface leakage or controlling electric field concentration for preventing surface leakage due to surface inversion layer, e.g. with channel stopper
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
- H01L29/0657—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by the shape of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/2003—Nitride compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/401—Multistep manufacturing processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66234—Bipolar junction transistors [BJT]
- H01L29/6631—Bipolar junction transistors [BJT] with an active layer made of a group 13/15 material
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66446—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET]
- H01L29/66462—Unipolar field-effect transistors with an active layer made of a group 13/15 material, e.g. group 13/15 velocity modulation transistor [VMT], group 13/15 negative resistance FET [NERFET] with a heterojunction interface channel or gate, e.g. HFET, HIGFET, SISFET, HJFET, HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/70—Bipolar devices
- H01L29/72—Transistor-type devices, i.e. able to continuously respond to applied control signals
- H01L29/739—Transistor-type devices, i.e. able to continuously respond to applied control signals controlled by field-effect, e.g. bipolar static induction transistors [BSIT]
- H01L29/7391—Gated diode structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/778—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface
- H01L29/7786—Field effect transistors with two-dimensional charge carrier gas channel, e.g. HEMT ; with two-dimensional charge-carrier layer formed at a heterojunction interface with direct single heterostructure, i.e. with wide bandgap layer formed on top of active layer, e.g. direct single heterostructure MIS-like HEMT
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
- H01L29/12—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/20—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds
- H01L29/201—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys
- H01L29/205—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by the materials of which they are formed including, apart from doping materials or other impurities, only AIIIBV compounds including two or more compounds, e.g. alloys in different semiconductor regions, e.g. heterojunctions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/86—Types of semiconductor device ; Multistep manufacturing processes therefor controllable only by variation of the electric current supplied, or only the electric potential applied, to one or more of the electrodes carrying the current to be rectified, amplified, oscillated or switched
- H01L29/861—Diodes
- H01L29/872—Schottky diodes
Definitions
- the invention relates to a GaN enhanced semiconductor device structure, in particular to a low dynamic resistance enhanced GaN device, such as an enhanced GaN HEMT (High Electron Mobility Transistor) device, belonging to the field of power electronic devices.
- a low dynamic resistance enhanced GaN device such as an enhanced GaN HEMT (High Electron Mobility Transistor) device, belonging to the field of power electronic devices.
- HEMT High Electron Mobility Transistor
- Matsushita Electric Co., Ltd. proposes to introduce an additional layer of p-GaN structure connected to the drain in the drain region through selective etching to suppress the current collapse effect (see literature: H.Okita, M. Hikita, A.Nishio, et al.Through Recess and Regrowth Gate Technology for Realizing Process Stability of GaN-Based Gate Injection Transistors[J].IEEE Transactions on Electron Devices,2017,64(3):1026-1031.), the Technology In order to realize the enhanced device, it is necessary to completely etch away the barrier layer in the gate region, and after the etching is completed, a thinner barrier layer is epitaxially formed to form a two-dimensional electron gas channel in the gate region, which makes the device The preparation process is more complicated and the threshold voltage of the device is difficult to control accurately. Not only that, completely etching away the barrier layer will expose the channel layer to the etching gas, which will cause more damage and defects in the channel layer and reduce the mobility of the two
- the present invention firstly provides a novel enhanced GaN HEMT device structure to suppress the current collapse effect and increase the two-dimensional electron gas concentration in the channel, To improve the phenomenon of dynamic resistance degradation.
- the device structure of the present invention is shown in Figure 1.
- an additional P-type doped GaN thin layer i.e.
- the p-GaN thin layer is introduced by selectively etching the p-GaN epitaxial layer, the p-GaN thin layer is covered on the surface of the barrier layer and connected to the p-GaN cap layer, which can shield the traps on the surface of the barrier layer, and p -The GaN thin layer will inject holes into the device, recombine ionized traps in the device, and effectively suppress the current collapse effect. In the preparation process, there is no need to perform an additional etching step on the barrier layer, and the precise control of the threshold voltage is realized.
- An enhanced GaN HEMT device as shown in Figure 1, comprises a substrate and a buffer layer, a GaN channel layer and an AlGaN barrier layer stacked sequentially from bottom to top on the substrate, it is characterized in that, by selective etching Etching the p-GaN epitaxial layer on the AlGaN barrier layer to form a p-GaN cap layer and a p-GaN thin layer, the p-GaN thin layer covers the surface of the AlGaN barrier layer and is connected to the p-GaN cap layer; the source and The drain is arranged on the upper surface of the AlGaN barrier layer, the gate is located on the upper surface of the p-GaN cap layer, and the gate and p-GaN thin layer are located between the source and the drain.
- the p-GaN layer in the enhanced GaN HEMT device structure of the present invention can raise the conduction band energy level at the two-dimensional electron gas channel to realize the enhanced device technology, as shown in Figure 2, which shows the The two-dimensional electron gas distribution in the device, the two-dimensional electron gas under the p-GaN layer coverage area in the device is completely depleted, so that the device is in an off state without an external bias.
- the p-GaN thin layer covers the surface of the AlGaN barrier layer, it has a shielding effect on the traps on the surface of the AlGaN layer, which can weaken the trapping effect of the traps on the surface of the barrier layer to electrons, and suppress the electron capture caused by the traps on the surface of the barrier layer. current collapse effect.
- the p-GaN layer when the gate-source voltage difference V GS >0V of the device, the p-GaN layer will inject holes into the device, and the holes will neutralize the negative charge center in the buffer layer of the device, reducing the The repulsion of the negative charge center to the two-dimensional electron gas can effectively suppress the degradation of the dynamic conduction characteristics caused by the deep level negative charge center in the buffer layer.
- the extended p-GaN thin layer is connected to the gate, so the p-GaN thin layer can play the same role as the gate, and more two-dimensional electrons can be induced under the barrier layer by applying a bias voltage to the gate Gas, optimize the conduction characteristics of the device and reduce the conduction loss of the device.
- the p-GaN thin layer can cover the entire surface of the barrier layer, or it can only cover the vicinity of the gate.
- the p-GaN thin layer can be of uniform thickness, or can vary in thickness in different regions. From its longitudinal section Look can be a long strip, ladder and so on.
- the thickness of the p-GaN thin layer is preferably 1 nm to 400 nm, more preferably 100 nm, depending on different design requirements and manufacturing processes.
- the p-GaN thin layer is connected to the drain through a metal electrode, and a Schottky contact is formed between the metal electrode and the p-GaN thin layer, and the Schottky contact is formed when the device is turned off.
- the base junction will be reverse-biased to assist p-GaN depletion and improve the withstand voltage performance of the device.
- an additional p-GaN cap layer and a second gate on it are added between the source and the gate, and the switch of the common device is controlled through the second gate to realize cascode structure.
- the above p-GaN thin layer can be introduced into various semiconductor devices, such as GaN LEDs, MIS structure-enhanced HEMT devices, Schottky diodes, PN junction diodes and other GaN power devices, which are beneficial to improve the current collapse effect.
- semiconductor devices such as GaN LEDs, MIS structure-enhanced HEMT devices, Schottky diodes, PN junction diodes and other GaN power devices, which are beneficial to improve the current collapse effect.
- the present invention also provides a GaN diode, comprising a substrate, a buffer layer, a GaN channel layer and an AlGaN barrier layer stacked sequentially on the substrate from bottom to top, characterized in that, by selectively etching the AlGaN barrier layer
- the p-GaN epitaxial layer on the layer forms a p-GaN cap layer and a p-GaN thin layer, and the p-GaN thin layer covers the surface of the AlGaN barrier layer and is connected to the p-GaN cap layer; the anode and the cathode are set at the AlGaN potential
- the upper surface of the barrier layer, the gate is located on the upper surface of the p-GaN cap layer, the gate and the p-GaN thin layer are located between the source and the drain, and the anode is electrically connected to the gate.
- the changes of parameters such as the shape, thickness, and doping concentration of the p-GaN thin layer are the same as those of the p-GaN HEMT device, depending on different design requirements and manufacturing processes, and its longitudinal section shape can be long In a stripe shape, a ladder shape, etc., the thickness thereof is preferably 1 nm to 400 nm.
- the ionization of traps in the device is effectively suppressed, and the current collapse effect is extremely suppressed. Therefore, The resistance degradation of the GaN device is improved, the dynamic stability of the device is improved, and the conduction characteristics of the device are optimized.
- Fig. 1 is a two-dimensional cross-sectional view of an enhanced GaN HEMT device proposed by the present invention.
- Figure 2 shows the two-dimensional electron gas distribution of the device shown in Figure 1 without an external bias voltage. It can be seen that p-GaN will deplete the two-dimensional electron gas in the channel, thereby preparing an enhanced device.
- FIG. 3 is a schematic diagram of the hole injection phenomenon excited by the p-GaN thin layer in the device shown in FIG. 1 .
- FIG. 4 is a two-dimensional cross-sectional view of the device according to Embodiment 2 of the present invention, and the p-GaN thin layer changes from a strip shape to a ladder shape.
- Fig. 5 is a two-dimensional cross-sectional view of the device according to the third embodiment of the present invention.
- a new metal electrode is added between the p-GaN thin layer and the drain to form a Schottky contact with the p-GaN thin layer.
- FIG. 6 is a two-dimensional cross-sectional view of a device according to Embodiment 4 of the present invention.
- the device has a cascode structure, and a second gate is added to jointly control the switching of the device.
- Fig. 7 is a two-dimensional cross-sectional view of the device according to Embodiment 5 of the present invention, which is a GaN diode, and the gate on the p-GaN layer in the device is connected to the anode.
- Embodiment 1 Enhanced GaN HEMT device structure in the present invention
- Fig. 1 is the sectional view of the GaN device involved in the first example of the present invention, as shown in Fig. 1, this device comprises the substrate 1 needed for epitaxy, can adopt silicon substrate, sapphire substrate and silicon carbide substrate; The buffer layer 2 that balances the stress during the epitaxy process, reduces the leakage current of the device, and increases the breakdown voltage; the GaN channel layer 3 that provides a conductive channel; the AlGaN barrier layer 4 that generates a two-dimensional electron gas through the polarization effect; The p-GaN cap layer 5 that maintains the electron gas; the p-GaN thin layer 6 used to shield the surface traps of the barrier layer and inject the negative center in the composite buffer layer through holes; the gate 7, the drain 8, the source 9, etc.
- the thin p-GaN layer 6 can cover the entire surface of the barrier layer, or only around the gate, and its length can vary.
- the thickness of the p-GaN thin layer 6 varies from 1 nm to 400 nm, and the optimal value is 100 nm, depending on different design requirements and manufacturing processes.
- the doping concentration of the p-GaN thin layer 6 can be changed within a reasonable range, which is related to the device threshold voltage design and doping process. It is understood that other configurations and other examples of changes are possible without departing from the scope of the present invention. Furthermore, different examples, structures and processes can be combined with each other.
- Embodiment 2 Enhanced GaN HEMT device structure in the present invention
- FIG. 4 is a cross-sectional view of a GaN device involved in the second example of the present invention.
- the GaN device of this example is different from the first example in that the p-GaN thin layer changes from a strip shape to a ladder shape.
- Other structures and effects are consistent with the first example.
- Embodiment three Enhanced GaN HEMT device structure in the present invention
- Fig. 5 is a cross-sectional view of the GaN device involved in the third example of the present invention.
- the GaN device of this example is different from the first and second examples in that an additional one is added between the drain 9 and the p-GaN thin layer 6
- a metal electrode 10 connected to the drain 9 forms a Schottky contact with the p-GaN thin layer 6, and the Schottky junction will be reverse-biased to assist p-GaN depletion when it is turned off, improving the device pressure resistance performance.
- Other structures and effects are consistent with the first example.
- Embodiment 4 Enhanced GaN HEMT device structure in the present invention
- FIG. 6 is a cross-sectional view of the GaN device cascode involved in the fourth example of the present invention.
- a p-GaN cap layer 11 and a second gate 12 are additionally added between the source 8 and the gate 7,
- the switch of the device is jointly controlled by the second gate 12 and the gate 7, and the external bias voltage of the gate 7 can also be kept constant to suppress the current collapse effect and induce more channel electrons.
- Embodiment 5 GaN diode device structure in the present invention
- Fig. 7 is the cross-sectional view of the GaN device involved in the fifth example of the present invention
- the GaN device of this example is a diode
- the drain 9 and the source 8 are replaced by the cathode 14 and the anode 13 of the diode
- the anode 13 can be ohmic Contact or Schottky contact, which is related to the design, wherein the anode 13 is connected to the gate 7 through an external connection 15 or other means.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
一种低动态电阻增强型GaN器件,是在传统的增强型HEMT增强型器件制备工艺中,通过选择性刻蚀p-GaN外延层引入一个额外的P型掺杂的GaN薄层(即p-GaN薄层)。这种器件结构中p-GaN薄层形成的表面陷阱屏蔽效应和空穴注入效应有效地抑制了器件中陷阱的电离,对电流崩塌效应具有极强的抑制作用,因此,改善了GaN器件的电阻退化情况,提高了器件的动态稳定性,优化了器件的导通特性。
Description
本发明涉及GaN增强型半导体器件结构,特别涉及一种低动态电阻增强型GaN器件,例如增强型GaN HEMT(高电子迁移率晶体管)器件,属于电力电子器件领域。
在GaN器件漏极施加高压后会导致器件导通电阻增大,该现象叫做动态电阻退化效应,会影响器件的动态稳定性、退化其导通特性,限制了GaN器件的进一步发展。因此,如何抑制GaN器件中的电流崩塌效应并改善器件的导通特性是GaN器件一个研究热点。
在现有技术中,松下电器有限公司提出通过选择性刻蚀,在漏极区域额外引入了一层与漏极相连的p-GaN结构来抑制电流崩塌效应(参见文献:H.Okita,M.Hikita,A.Nishio,et al.Through Recess and Regrowth Gate Technology for Realizing Process Stability of GaN-Based Gate Injection Transistors[J].IEEE Transactions on Electron Devices,2017,64(3):1026-1031.),该技术为了实现增强型器件,需要完全刻蚀掉栅极区域的势垒层,完成刻蚀后再外延一层较薄的势垒层来形成栅极区域的二维电子气沟道,这使器件的制备工艺更加复杂且器件的阈值电压难以精确控制。不仅如此,完全刻蚀掉势垒层会使沟道层暴露在刻蚀气体下,在沟道层中会造成更多的损害和缺陷,降低二维电子气的迁移率。
在现有技术中,一种带有长p-GaN栅极的极化超级结(Polarization Superjunction)场效应管被日本的POWDEC公司提出(S.Hirata,F.Nakamura and H.Kawai,et al.600V Switching Characteristics of GaN Polarization SuperJunction(PSJ)Transistors on Sapphire substrate.Autumn meeting of the Japanese Applied Physics,2014)来提高器件的击穿电压。然而,该器件是一个耗尽型(常开型)器件,常开型器件在电路中提高了电路设计的复杂性,降低了***的可靠性。
发明内容
针对目前存在的GaN HEMT器件中因电流崩塌效应导致的导通电阻退化问题,本发明首先提供了一种新型增强型GaN HEMT器件结构,以抑制电流崩塌效应并提高沟道中二维电子气浓度,以改善动态电阻退化现象。为了增强对动态电阻退化效应的抑制作用并简化工艺步骤,本发明的器件结构如图1所示,在传统的HEMT增强型器件制备工艺中,一个额外的P 型掺杂的GaN薄层(即p-GaN薄层)通过选择性刻蚀p-GaN外延层被引入,该p-GaN薄层覆盖在势垒层表面与p-GaN帽层相连,可以屏蔽势垒层表面的陷阱,且p-GaN薄层会注入空穴至到器件内部,复合器件中电离的陷阱,有效地抑制电流崩塌效应。在制备工艺中无需对势垒层进行额外的刻蚀步骤,实现了对阈值电压的精确控制。
具体的,本发明的技术方案如下:
一种增强型GaN HEMT器件,如图1所示,包括衬底和在衬底上从下往上依次层叠的缓冲层、GaN沟道层和AlGaN势垒层,其特征在于,通过选择性刻蚀AlGaN势垒层上的p-GaN外延层形成p-GaN帽层和p-GaN薄层,该p-GaN薄层覆盖在AlGaN势垒层表面且与p-GaN帽层相连;源极和漏极设于AlGaN势垒层上表面,栅极位于p-GaN帽层上表面,所述栅极和p-GaN薄层位于所述源极和漏极之间。
本发明增强型GaN HEMT器件结构中的p-GaN层可以抬高二维电子气沟道处的导带能级,实现增强型器件技术,如图2所示,展示了无栅极偏压下器件中二维电子气分布情况,该器件中p-GaN层覆盖区域下的二维电子气被完全耗尽,使器件在无外加偏压下表现为关断态。同时,由于p-GaN薄层覆盖在AlGaN势垒层表面,对AlGaN层表面陷阱具有屏蔽作用,能削弱势垒层表面陷阱对电子的俘获作用,抑制了因势垒层表面陷阱俘获电子引起的电流崩塌效应。不仅如此,如图3所示,当器件的栅源极电压差V
GS>0V时,p-GaN层会注入空穴至到器件内部,空穴会中和器件缓冲层中的负电中心,降低负电中心对二维电子气的排斥作用,从而有效抑制因缓冲层中深能级负电中心导致的动态导通特性退化。延伸的p-GaN薄层与栅极相连,因此该p-GaN薄层能起到与栅极相同的作用,可以通过栅极外加偏压的方式在势垒层下感应出更多二维电子气,优化器件的导通特性并降低器件的导通损耗。
所述p-GaN薄层可以覆盖整个势垒层表面,也可以仅覆盖在栅极附近,p-GaN薄层可以是均一厚度的,也可以在不同区域的厚度有所变化,从其纵剖面看可以是长条形、阶梯形等。
所述p-GaN薄层的厚度优选为1nm至400nm,更优选为100nm,取决于不同的设计需求和制备工艺。
在本发明的一个实施例中,所述p-GaN薄层通过一金属电极与漏极相连,该金属电极与p-GaN薄层之间形成肖特基接触,在器件关断时该肖特基结会反偏辅助p-GaN耗尽,改善器件的耐压性能。
在本发明的另一个实施例中,在源极和栅极之间额外增加一个p-GaN帽层及其上的第二栅极,通过第二栅极来控制共同器件的开关,实现了cascode结构。
上述p-GaN薄层可以引入到各种半导体器件中,例如GaN LED、MIS结构增强型HEMT器件、肖特基二极管、PN结二极管和其它GaN功率器件,都有益于改善电流崩塌效应。
本发明还提供了一种GaN二极管,包括衬底和在衬底上从下往上依次层叠的缓冲层、GaN沟道层和AlGaN势垒层,其特征在于,通过选择性刻蚀AlGaN势垒层上的p-GaN外延层形成p-GaN帽层和p-GaN薄层,该p-GaN薄层覆盖在AlGaN势垒层表面且与p-GaN帽层相连;阳极和阴极设于AlGaN势垒层上表面,栅极位于p-GaN帽层上表面,所述栅极和p-GaN薄层位于所述源极和漏极之间,阳极与栅极电连接。
上述GaN二极管中,所述p-GaN薄层的形状、厚度、掺杂浓度等参数的变化同所述p-GaN HEMT器件,取决于不同的设计需求和制备工艺,其纵剖面形状可以是长条形、阶梯形等,其厚度优选为1nm至400nm。
本发明的有益效果:
通过本发明所提供的新型器件结构中p-GaN薄层形成的表面陷阱屏蔽效应和空穴注入效应,有效地抑制了器件中陷阱的电离,对电流崩塌效应具有极强的抑制作用,因此,改善了GaN器件的电阻退化情况,提高了器件的动态稳定性,优化了器件的导通特性。
图1是本发明提出的增强型GaN HEMT器件二维截面图。
图2展示图1所示器件无外加偏压时的二维电子气分布情况,可以看出p-GaN会耗尽沟道中的二维电子气,从而制备出增强型器件。
图3是图1所示器件中p-GaN薄层激发的空穴注入现象的示意图。
图4是本发明实施例二的器件的二维截面图,p-GaN薄层由长条形变为阶梯状。
图5是本发明实施例三的器件的二维截面图,在p-GaN薄层和漏极之间增加一个新的金属电极,与p-GaN薄层之间形成肖特极接触。
图6是本发明实施例四的器件的二维截面图,该器件为cascode结构,增加一个第二栅极来共同控制器件的开关。
图7是本发明实施例五的器件的二维截面图,是一个GaN二极管,器件中p-GaN层上的栅极与阳极相连。
实施例一:本发明中的增强型GaN HEMT器件结构
图1是本发明第一种实例涉及的GaN器件的截面图,如图1所示,本器件包含外延所需的衬底1,可以采用硅衬底、蓝宝石衬底和碳化硅衬底;能平衡外延过程中应力、降低器件漏电流、提高击穿电压的缓冲层2;提供导电沟道的GaN沟道层3;通过极化效应产生二维电子气的AlGaN势垒层4;耗尽二维电子气的p-GaN帽层5;用于屏蔽势垒层表面陷阱和通过空穴注入复合缓冲层中负电中心的p-GaN薄层6;栅极7、漏极8、源极9等接触电极,其中源极和漏极采用欧姆接触分别制备在器件两端,栅极制备于p-GaN帽层上;以及传统p-GaN器件中所必需的钝化层、场板等结构,虽然图中未显示,但在本实例及后述的其它实例中,都包含相应的结构。
此外,延伸的p-GaN薄层6的长度、厚度、掺杂浓度等参数的变化都是本发明所涉及的范畴。该p-GaN薄层6可以覆盖整个势垒层表面,也可以仅覆盖在栅极附近,其长度能发生变化。该p-GaN薄层6厚度的变化范围为1nm至400nm,最优值为100nm,取决于不同的设计需求和制备工艺。该p-GaN薄层6的掺杂浓度在合理范围内可以发生变化,这与器件阈值电压设计和掺杂工艺有关。可以理解,在不脱离本发明的范围,可以有其他结构和其他变化的实例。再者,不同的实例、结构和工艺可以相互组合。
参照附图中的这些实例可以用于制作该新型p-GaN HEMT器件,但是,所述结构不仅仅限于这一种应用方式,依照本发明实例可以制备任何合适的半导体器件,例如GaN LED、MIS结构增强型HEMT器件、肖特基二极管、PN结二极管和其它GaN功率器件,都有益于改善电流崩塌效应。
实施例二:本发明中的增强型GaN HEMT器件结构
图4是本发明第二种实例所涉及的GaN器件的截面图,本实例的GaN器件与第一种实例不同,其p-GaN薄层由长条形变为阶梯形。其他结构和效果与第一种实例一致。
实施例三:本发明中的增强型GaN HEMT器件结构
图5是本发明第三种实例所涉及的GaN器件的截面图,本实例的GaN器件与第一和第二种实例不同,其在漏极9和p-GaN薄层6之间额外增加一个与漏极9相连的金属电极10,该金属电极10与p-GaN薄层6之间形成肖特基接触,在关断时该肖特基结会反偏辅助p-GaN耗尽,改善器件的耐压性能。其他结构和效果与第一种实例一致。
实施例四:本发明中的增强型GaN HEMT器件结构
图6是本发明第四种实例所涉及的GaN器件cascode的截面图,本实例的GaN器件在源极8和栅极7之间额外增加一个p-GaN帽层11和第二栅极12,通过第二栅极12和栅极7来共同控制器件的开关,也可以使栅极7外加偏压保持不变来抑制电流崩塌效应,并感应出更多的沟道电子。
实施例五:本发明中的GaN二极管器件结构
图7是本发明第五种实例所涉及的GaN器件的截面图,本实例的GaN器件是一个二极管,将漏极9和源极8替换为二极管的阴极14和阳极13,阳极13可以做欧姆接触或肖特基接触,这与设计有关,其中阳极13通过外接连线15或其他方式与栅极7相连。
Claims (8)
- 一种增强型GaN HEMT器件,包括衬底和在衬底上从下往上依次层叠的缓冲层、GaN沟道层和AlGaN势垒层,其特征在于,通过选择性刻蚀AlGaN势垒层上的p-GaN外延层形成p-GaN帽层和p-GaN薄层,该p-GaN薄层覆盖在AlGaN势垒层表面且与p-GaN帽层相连;源极和漏极设于AlGaN势垒层上表面,栅极位于p-GaN帽层上表面,所述栅极和p-GaN薄层位于所述源极和漏极之间。
- 如权利要求1所述的增强型GaN HEMT器件,其特征在于,所述p-GaN薄层的厚度是均一的或呈阶梯状变化。
- 如权利要求1所述的增强型GaN HEMT器件,其特征在于,所述p-GaN薄层的厚度为1~400nm。
- 如权利要求1所述的增强型GaN HEMT器件,其特征在于,所述p-GaN薄层通过一金属电极与漏极相连,该金属电极与p-GaN薄层之间形成肖特基接触。
- 如权利要求1所述的增强型GaN HEMT器件,其特征在于,在源极和栅极之间设有另一个p-GaN帽层,其上为第二栅极。
- 一种GaN二极管,包括衬底和在衬底上从下往上依次层叠的缓冲层、GaN沟道层和AlGaN势垒层,其特征在于,通过选择性刻蚀AlGaN势垒层上的p-GaN外延层形成p-GaN帽层和p-GaN薄层,该p-GaN薄层覆盖在AlGaN势垒层表面且与p-GaN帽层相连;阳极和阴极设于AlGaN势垒层上表面,栅极位于p-GaN帽层上表面,所述栅极和p-GaN薄层位于所述源极和漏极之间,阳极与栅极电连接。
- 如权利要求6所述的GaN二极管,其特征在于,所述p-GaN薄层的厚度是均一的或呈阶梯状变化。
- 如权利要求7所述的GaN二极管,其特征在于,所述p-GaN薄层的厚度为1~400nm。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/505,458 US20240079470A1 (en) | 2021-06-29 | 2023-11-09 | Gan power device and manufacturing method thereof |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110726646.8A CN115472686A (zh) | 2021-06-29 | 2021-06-29 | 一种低动态电阻增强型GaN器件 |
CN202110726646.8 | 2021-06-29 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/505,458 Continuation US20240079470A1 (en) | 2021-06-29 | 2023-11-09 | Gan power device and manufacturing method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2023273900A1 true WO2023273900A1 (zh) | 2023-01-05 |
Family
ID=84365367
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2022/099075 WO2023273900A1 (zh) | 2021-06-29 | 2022-06-16 | 一种低动态电阻增强型GaN器件 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20240079470A1 (zh) |
CN (1) | CN115472686A (zh) |
WO (1) | WO2023273900A1 (zh) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115954376A (zh) * | 2023-03-06 | 2023-04-11 | 无锡先瞳半导体科技有限公司 | p-GaN高电子迁移率晶体管及其制作方法 |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN117690963A (zh) * | 2024-02-02 | 2024-03-12 | 深圳天狼芯半导体有限公司 | 一种GaN-HEMT器件及其制备方法 |
CN117810253B (zh) * | 2024-02-23 | 2024-06-07 | 深圳天狼芯半导体有限公司 | 双栅hemt器件 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103022119A (zh) * | 2011-09-27 | 2013-04-03 | 富士通株式会社 | 半导体器件 |
CN103904114A (zh) * | 2014-01-20 | 2014-07-02 | 西安电子科技大学 | 加源场板增强型AlGaN/GaN HEMT器件结构及其制作方法 |
CN108962752A (zh) * | 2018-09-04 | 2018-12-07 | 苏州能屋电子科技有限公司 | p型栅增强型HEMT器件及其制作方法 |
CN208819832U (zh) * | 2018-09-04 | 2019-05-03 | 苏州能屋电子科技有限公司 | p型栅增强型HEMT器件 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN107240549B (zh) * | 2017-07-18 | 2019-10-11 | 成都海威华芯科技有限公司 | 一种GaN HEMT器件的制作方法 |
CN109742142A (zh) * | 2018-12-07 | 2019-05-10 | 北京大学深圳研究生院 | 一种GaN基HEMT器件及其制备方法 |
US20200303532A1 (en) * | 2019-03-20 | 2020-09-24 | Win Semiconductors Corp. | GaN-BASED FIELD EFFECT TRANSISTOR |
CN112736140B (zh) * | 2021-02-08 | 2023-06-16 | 金陵科技学院 | 一种基于正离子注入的增强型AlGaN/GaN高电子迁移率晶体管 |
-
2021
- 2021-06-29 CN CN202110726646.8A patent/CN115472686A/zh active Pending
-
2022
- 2022-06-16 WO PCT/CN2022/099075 patent/WO2023273900A1/zh unknown
-
2023
- 2023-11-09 US US18/505,458 patent/US20240079470A1/en active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN103022119A (zh) * | 2011-09-27 | 2013-04-03 | 富士通株式会社 | 半导体器件 |
CN103904114A (zh) * | 2014-01-20 | 2014-07-02 | 西安电子科技大学 | 加源场板增强型AlGaN/GaN HEMT器件结构及其制作方法 |
CN108962752A (zh) * | 2018-09-04 | 2018-12-07 | 苏州能屋电子科技有限公司 | p型栅增强型HEMT器件及其制作方法 |
CN208819832U (zh) * | 2018-09-04 | 2019-05-03 | 苏州能屋电子科技有限公司 | p型栅增强型HEMT器件 |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN115954376A (zh) * | 2023-03-06 | 2023-04-11 | 无锡先瞳半导体科技有限公司 | p-GaN高电子迁移率晶体管及其制作方法 |
CN115954376B (zh) * | 2023-03-06 | 2023-08-11 | 无锡先瞳半导体科技有限公司 | p-GaN高电子迁移率晶体管及其制作方法 |
Also Published As
Publication number | Publication date |
---|---|
CN115472686A (zh) | 2022-12-13 |
US20240079470A1 (en) | 2024-03-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10270436B2 (en) | Transistors having on-chip integrated photon source or photonic-ohmic drain to facilitate de-trapping electrons trapped in deep traps of transistors | |
US11152499B2 (en) | Nitride semiconductor device and method for manufacturing same | |
US10304931B2 (en) | Polarization-doped enhancement mode HEMT | |
JP4755961B2 (ja) | 窒化物半導体装置及びその製造方法 | |
WO2023273900A1 (zh) | 一种低动态电阻增强型GaN器件 | |
JP4705412B2 (ja) | 電界効果トランジスタ及びその製造方法 | |
US8441035B2 (en) | Field effect transistor and method of manufacturing the same | |
US8390029B2 (en) | Semiconductor device for reducing and/or preventing current collapse | |
CN107482059B (zh) | 一种GaN异质结纵向逆导场效应管 | |
CN106158948B (zh) | Ⅲ族氮化物增强型hemt器件及其制作方法 | |
US11335799B2 (en) | Group-III nitride semiconductor device and method for fabricating the same | |
CN104201201B (zh) | 一种用于GaN基HEMT器件的自适应偏置场板 | |
CN107680999B (zh) | 高功率半导体元件 | |
TW201421648A (zh) | 半導體裝置 | |
CN108447907A (zh) | 晶体管及其制备方法 | |
JP2018125500A (ja) | 半導体装置及びその製造方法 | |
JP4815020B2 (ja) | 窒化物半導体装置 | |
CN114447102A (zh) | 具有衬底上复合半导体层的氮化镓异质结场效应晶体管 | |
JP2011142358A (ja) | 窒化物半導体装置 | |
JP2011066464A (ja) | 電界効果トランジスタ | |
JP2013239735A (ja) | 電界効果トランジスタ | |
CN116110942A (zh) | 一种具有p型掺杂结构的半导体异质结场效应管 | |
CN115548106A (zh) | 一种具有P型栅的增强型GaN器件 | |
CN212085010U (zh) | 半导体结构 | |
CN114864687A (zh) | 一种集成自反馈栅控制结构的氮化镓功率半导体器件 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 22831719 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |