WO2023071688A1 - 显示模组、显示屏组件及电子设备 - Google Patents

显示模组、显示屏组件及电子设备 Download PDF

Info

Publication number
WO2023071688A1
WO2023071688A1 PCT/CN2022/122278 CN2022122278W WO2023071688A1 WO 2023071688 A1 WO2023071688 A1 WO 2023071688A1 CN 2022122278 W CN2022122278 W CN 2022122278W WO 2023071688 A1 WO2023071688 A1 WO 2023071688A1
Authority
WO
WIPO (PCT)
Prior art keywords
pixel
display
gate
area
driving circuit
Prior art date
Application number
PCT/CN2022/122278
Other languages
English (en)
French (fr)
Inventor
秦进
Original Assignee
Oppo广东移动通信有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oppo广东移动通信有限公司 filed Critical Oppo广东移动通信有限公司
Publication of WO2023071688A1 publication Critical patent/WO2023071688A1/zh

Links

Images

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/22—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources
    • G09G3/30—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels
    • G09G3/32—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED]
    • G09G3/3208—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED]
    • G09G3/3225—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters using controlled light sources using electroluminescent panels semiconductive, e.g. using light-emitting diodes [LED] organic, e.g. using organic light-emitting diodes [OLED] using an active matrix
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611—Control of matrices with row and column drivers
    • G09G3/3674—Details of drivers for scan electrodes
    • G09G3/3677—Details of drivers for scan electrodes suitable for active matrices only
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K5/00—Casings, cabinets or drawers for electric apparatus
    • H05K5/02—Details
    • H05K5/0217—Mechanical details of casings
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K5/00—Casings, cabinets or drawers for electric apparatus
    • H05K5/02—Details
    • H05K5/03—Covers

Definitions

  • the present application relates to the field of display technology, in particular to a display module, a display screen assembly and electronic equipment.
  • the gate driver Gate driver On Array, GOA
  • the gate drive circuit will also increase the non-display area of the display screen, thereby making the screen ratio smaller.
  • the present application provides a display module, including a pixel layer and a driving layer located below the pixel layer;
  • the pixel layer is provided with a plurality of pixel units distributed in an array
  • the driving layer is provided with a first gate driving circuit distributed along the column direction and a plurality of gate driving circuits distributed on both sides of the first gate driving circuit.
  • a pixel driving circuit, a plurality of the pixel driving circuits are arranged in an array;
  • the plurality of pixel driving circuits are electrically connected to the plurality of pixel units in one-to-one correspondence, and the plurality of pixel driving circuits in the same row are electrically connected to the first gate driving circuit through the same scanning signal line;
  • a plurality of the pixel units emit light to form the display area of the display module, the area where the plurality of pixel driving circuits are located is the pixel driving area of the display module, and the pixel driving area is located in the display module
  • the orthographic projection on the display plane lies within the orthographic projection of the display area on the display plane.
  • a display module including a pixel layer and a driving layer located below the pixel layer;
  • the pixel layer is provided with a plurality of pixel units distributed in an array
  • the driving layer is provided with a first gate driving circuit, a second gate driving circuit and a plurality of pixel driving circuits, and the first gate driving circuit
  • Both the circuit and the second gate drive circuit are distributed along the column direction, and the plurality of pixel drive circuits are distributed on both sides of the first gate drive circuit and on one side of the second gate drive circuit ;
  • a plurality of the pixel driving circuits are electrically connected to a plurality of the pixel units in one-to-one correspondence, and each of the pixel driving circuits in the same row includes a first part and a second part, and the first part passes through the same first scanning signal line electrically connected to the first gate drive circuit, and the second part is electrically connected to the second gate drive circuit through the same second scanning signal line;
  • a plurality of the pixel units emit light to form the display area of the display module, and a plurality of the pixel driving circuits are all located below the display area, and any one of the pixel driving circuits is located directly on the display plane of the display area.
  • the projected area is smaller than the orthographic projected area of any of the pixel units on the display plane;
  • At least part of the orthographic projection of the second gate driving circuit on the display plane is located within the orthographic projection of the display area on the display plane.
  • a display screen assembly including:
  • the display module includes a pixel layer and a drive layer located below the pixel layer; wherein, the pixel layer is provided with a plurality of pixel units distributed in an array, and the drive layer is provided with first gates distributed along the column direction A driving circuit and a plurality of pixel driving circuits distributed on both sides of the first gate driving circuit, the plurality of pixel driving circuits are arranged in an array; the plurality of pixel driving circuits correspond to the plurality of pixel units one by one Electrically connected, multiple pixel drive circuits located in the same row are electrically connected to the first gate drive circuit through the same scanning signal line; multiple pixel units emit light to form the display area of the display module, and multiple The area where the pixel driving circuit is located is the pixel driving area of the display module, and the orthographic projection of the pixel driving area on the display plane of the display module is located at the front of the display area on the display plane. within the projection; and
  • the display screen cover plate is set on the side of the pixel layer away from the driving layer.
  • Another aspect of the present application provides an electronic device, including:
  • the display screen assembly is arranged on the housing assembly, and the display screen assembly includes:
  • the display module includes a pixel layer and a drive layer located below the pixel layer; wherein, the pixel layer is provided with a plurality of pixel units distributed in an array, and the drive layer is provided with first gates distributed along the column direction A driving circuit and a plurality of pixel driving circuits distributed on both sides of the first gate driving circuit, the plurality of pixel driving circuits are arranged in an array; the plurality of pixel driving circuits correspond to the plurality of pixel units one by one Electrically connected, multiple pixel drive circuits located in the same row are electrically connected to the first gate drive circuit through the same scanning signal line; multiple pixel units emit light to form the display area of the display module, and multiple The area where the pixel driving circuit is located is the pixel driving area of the display module, and the orthographic projection of the pixel driving area on the display plane of the display module is located at the front of the display area on the display plane. within the projection; and
  • the display screen cover plate is set on the side of the pixel layer away from the driving layer.
  • FIG. 1 is a schematic structural diagram of an electronic device
  • Fig. 2 is a schematic structural diagram of the display screen assembly in Fig. 1;
  • FIG. 3 is a schematic structural diagram of an electronic device in an embodiment of the present application.
  • FIG. 4 is a schematic structural view of the display screen assembly 20 in the embodiment shown in FIG. 3;
  • Fig. 5 is a structural schematic diagram of another embodiment of the display screen assembly in the embodiment shown in Fig. 3;
  • Fig. 6 is a structural schematic diagram of another embodiment of the display screen assembly in the embodiment shown in Fig. 3;
  • Fig. 7 is a structural schematic diagram of another embodiment of the display screen assembly in the embodiment shown in Fig. 3;
  • FIG. 8 is a schematic structural diagram of another embodiment of the electronic device in the embodiment shown in FIG. 3;
  • Fig. 9 is a schematic structural view of the display screen assembly in the embodiment shown in Fig. 8;
  • Fig. 10 is a structural schematic diagram of another embodiment of the display screen assembly in the embodiment shown in Fig. 8;
  • FIG. 11 is a schematic structural diagram of another embodiment of the electronic device in the embodiment shown in FIG. 3;
  • Fig. 12 is a schematic structural view of the display screen assembly in the embodiment shown in Fig. 11;
  • FIG. 13 is a schematic diagram of the structure and composition of an electronic device in another embodiment of the present application.
  • FIG. 1 is a schematic structural diagram of an electronic device
  • FIG. 2 is a schematic structural diagram of a display screen assembly in FIG. 1
  • the display area 21' is an area formed when the pixel unit 311' in the pixel layer 31' emits light, and as the name implies, it is an area capable of displaying images.
  • the non-display area 22' is located on the periphery of the display area 21', and is usually formed by setting a pixel drive circuit 321' in the drive layer 32', or peripheral circuits such as a gate drive circuit 322' and a reset circuit, and is also called a display area.
  • the "black border" of the screen assembly 20' is located on the periphery of the display area 21', and is usually formed by setting a pixel drive circuit 321' in the drive layer 32', or peripheral circuits such as a gate drive circuit 322' and a reset circuit, and is also called a display area.
  • the "black border" of the screen assembly 20' is located on the periphery of the display area 21', and is usually formed by setting a pixel drive circuit 321' in the drive layer 32', or peripheral circuits such as a gate drive circuit 322' and a reset circuit, and is also called a display area.
  • the "black border" of the screen assembly 20' is also called a display area.
  • the gate drive circuit 322' is arranged on one side of all the pixel drive units 321', and the pixel drive units 321' in the same row are connected to the gate drive circuit 322' through the same scanning signal line 323', Therefore, the voltage drop on the scanning signal line formed between the pixel driving unit 321' that is farther from the gate driving circuit 322' and the pixel driving unit 321' that is closer to the gate driving circuit 322' is relatively large, resulting in a corresponding The luminous effect of the pixel unit 311' is greatly affected.
  • the gate drive circuit 322' is located in the non-display area 22', resulting in an increase in the width of the black border, thereby affecting the display panel assembly 20'. screen-to-body ratio.
  • the present application provides an electronic device, which has overcome technical difficulties and improved its structural design.
  • the orthographic projection area A' of the pixel unit 311' on the display plane 211' of the display area 21' in FIG. 2 is smaller than the orthographic projection area B' of the pixel unit 311' on the display plane 211' , making the width of the black border in Figure 2 wider.
  • the driving circuit is designed to drive the pixel driving circuit through the scanning lines on two opposite sides of the gate driving circuit, which can reduce the width of the black border and improve the problem of voltage drop on the scanning signal line.
  • the display module includes a pixel layer and a drive layer located below the pixel layer; wherein, the pixel layer is provided with a plurality of pixel units distributed in an array, and the drive layer is provided with A first gate drive circuit distributed in the column direction and a plurality of pixel drive circuits distributed on both sides of the first gate drive circuit, the plurality of pixel drive circuits are arranged in an array; the plurality of pixel drive circuits and the plurality of pixel drive circuits
  • the pixel units are electrically connected in one-to-one correspondence, and the plurality of pixel driving circuits in the same row are electrically connected to the first gate driving circuit through the same scanning signal line; the plurality of pixel units emit light to form the display.
  • the display area of the module, the area where the plurality of pixel driving circuits are located is the pixel driving area of the display module, and the orthographic projection of the pixel driving area on the display plane of the display module is located in the display area In orthographic projection on the display plane.
  • the driving layer includes a plurality of sub-regions divided along the column direction and having the same width in the row direction, and a first gate driving circuit is disposed in each of the sub-regions.
  • the number of the pixel driving circuits located on both sides of the first gate driving circuit is the same.
  • each of the pixel driving circuits on the display plane The orthographic projection area decreases as the distance from the first gate driving circuit increases, or increases as the distance from the first gate driving circuit increases.
  • the orthographic projection area of any one of the pixel driving circuits on the display plane of the display module is smaller than the orthographic projection area of any one of the pixel units on the display plane of the display module.
  • the edge of the driving layer is flush with the edge of the display area in a direction perpendicular to the display plane.
  • the orthographic projection of the driving layer on the display plane is located within the orthographic projection of the display area on the display plane.
  • the driving layer includes a first sub-region and a second sub-region divided along the column direction, the number of the first sub-region is at least one, and the number of the second sub-region is multiple,
  • Each of the first sub-regions is provided with a first gate drive circuit; wherein, the area of the orthographic projection of each of the pixel drive circuits located in the first sub-region on the display plane is smaller than The orthographic projection area of each of the pixel driving circuits located in the second sub-region on the display plane is smaller, or smaller than that of each of the pixel driving circuits located in the second sub-region on the display plane.
  • the area of the orthographic projection on the plane is large.
  • the driving layer is further provided with second gate driving circuits distributed along the column direction, a plurality of the pixel driving circuits are located on one side of the second gate driving circuits, and the pixel driving circuits located in the same row
  • the pixel driving circuit is electrically connected to the second gate driving circuit through the same scanning signal line; at least part of the orthographic projection of the second gate driving circuit on the display plane is located in the display area in the within the orthographic projection of the display plane described above.
  • the driving layer is further provided with third gate driving circuits distributed along the column direction, and a plurality of the pixel driving circuits are located between the second gate driving circuit and the third gate driving circuit. Between the circuits, the distance between the second gate drive circuit and the third gate drive circuit is the same as that of the first gate drive circuit, and the pixel drive circuits in the same row pass the same scan signal.
  • the line is electrically connected to the second gate drive circuit, and the plurality of pixel drive circuits in the same row are divided into two parts with the same number by the first gate drive circuit, and the third gate drive circuit At least part of the orthographic projection on the display plane lies within the orthographic projection of the display area on the display plane.
  • the corresponding pixel driving circuit is electrically connected to the pixel unit through driving wires; among all the driving wires in the display module, the driving wire with the largest length is The difference between the wire and the driving wire with the smallest length is a first preset threshold.
  • the display module includes a pixel layer and a driving layer located below the pixel layer; wherein, the pixel layer is provided with a plurality of pixel units distributed in an array, and the driving layer is provided with a second pixel unit.
  • a gate drive circuit, a second gate drive circuit and a plurality of pixel drive circuits, the first gate drive circuit and the second gate drive circuit are distributed along the column direction, and the plurality of pixel drive circuits are distributed On both sides of the first gate drive circuit, and distributed on one side of the second gate drive circuit; a plurality of the pixel drive circuits are electrically connected to a plurality of the pixel units one by one, and are located in the same row
  • Each of the pixel driving circuits includes a first part and a second part, the first part is electrically connected to the first gate driving circuit through the same first scanning signal line, and the second part is electrically connected to the first gate driving circuit through the same second scanning signal line.
  • the line is electrically connected to the second gate drive circuit; a plurality of the pixel units emit light to form the display area of the display module, and the plurality of pixel drive circuits are all located below the display area, and any of the pixel
  • the area of the orthographic projection of the driving circuit on the display plane of the display region is smaller than the area of the orthographic projection of any of the pixel units on the display plane; the area of the orthographic projection of the second gate driving circuit on the display plane is At least partially within an orthographic projection of the display area on the display plane.
  • the number of the pixel driving circuits is the same as the number of the pixel driving circuits electrically connected to the first gate driving circuit.
  • the display module further includes a third gate driving circuit distributed along the column direction, and each of the pixel driving circuits in the same row further includes a third part, and the third part passes through the same first gate driving circuit.
  • the three scanning signal lines are electrically connected to the third gate drive circuit, and a plurality of the pixel drive circuits are distributed between the second gate drive circuit and the third gate drive circuit, and the third gate drive circuit At least part of the orthographic projection of the gate drive circuit on the display plane is located within the orthographic projection of the display area on the display plane.
  • the distance between the second gate driving circuit and the third gate driving circuit is the same as that of the first gate driving circuit, and the plurality of pixel driving circuits in the same row are separated by
  • the first gate drive circuit is divided into two parts with the same number; the plurality of pixel drive circuits located in the same row and distributed between the second gate drive circuit and the first gate drive circuit Among them, the number of the pixel driving circuits electrically connected to the first gate driving circuit through the same first scanning signal line is the same as the number of pixel driving circuits electrically connected to the second gate driving circuit through the same second scanning signal line
  • the number of electrically connected pixel driving circuits is the same; among the plurality of pixel driving circuits located in the same row and distributed between the third gate driving circuit and the first gate driving circuit, through the same
  • the number of the pixel driving circuits electrically connected to the first gate driving circuit by the first scanning signal line is the same as the number of the pixel driving circuits electrically connected to the third gate driving circuit through the same third scanning signal line.
  • the display screen assembly includes: a display module, including a pixel layer and a driving layer located below the pixel layer; wherein, the pixel layer is provided with a plurality of pixel units distributed in an array, so The driving layer is provided with a first gate driving circuit distributed along the column direction and a plurality of pixel driving circuits distributed on both sides of the first gate driving circuit, and the plurality of pixel driving circuits are arranged in an array; the plurality of pixel driving circuits are arranged in an array; The pixel driving circuit is electrically connected to the plurality of pixel units one by one, and the plurality of pixel driving circuits in the same row are electrically connected to the first gate driving circuit through the same scanning signal line; The unit emits light to form the display area of the display module, and the area where the plurality of pixel drive circuits are located is the pixel drive area of the display module, and the pixel drive area is on the front side of the display plane of the display module.
  • the projection is located in the
  • the orthographic projection area of any pixel driving circuit on the display plane of the display module is smaller than the orthographic projection area of any pixel unit on the display plane of the display module.
  • the driving layer includes a first sub-region and a second sub-region divided along the column direction, the number of the first sub-region is at least one, and the number of the second sub-region is multiple,
  • Each of the first sub-regions is provided with a first gate drive circuit; wherein, the area of the orthographic projection of each of the pixel drive circuits located in the first sub-region on the display plane is smaller than The orthographic projection area of each of the pixel driving circuits located in the second sub-region on the display plane is smaller, or smaller than that of each of the pixel driving circuits located in the second sub-region on the display plane.
  • the area of the orthographic projection on the plane is large.
  • the corresponding pixel driving circuit is electrically connected to the pixel unit through driving wires; among all the driving wires in the display module, the driving wire with the largest length is The difference between the wire and the driving wire with the smallest length is a first preset threshold.
  • an electronic device which includes: a housing assembly; and a display screen assembly, which is arranged on the housing assembly, and the display screen assembly includes: a display module, including a pixel layer and a pixel layer located on the pixel layer The drive layer below; wherein, the pixel layer is provided with a plurality of pixel units distributed in an array, and the drive layer is provided with a first gate drive circuit distributed along the column direction and distributed in the first gate drive circuit A plurality of pixel driving circuits on both sides, the plurality of pixel driving circuits are distributed in an array; the plurality of pixel driving circuits are electrically connected to the plurality of pixel units one by one, and the plurality of pixel driving circuits located in the same row The circuit is electrically connected to the first gate drive circuit through the same scanning signal line; a plurality of the pixel units emit light to form the display area of the display module, and the area where the plurality of pixel drive circuits are located is the display area of the display module.
  • FIG. 3 is a schematic structural diagram of an electronic device in an embodiment of the present application
  • FIG. 4 is a schematic structural diagram of a display screen assembly 20 in the embodiment shown in FIG. 3
  • the electronic device 100 may include a casing assembly 10 and a display assembly 20 .
  • the housing assembly 10 is used to carry the display screen assembly 20 .
  • the housing assembly 10 can also be used to carry and install electronic components such as a camera module, a battery, a motherboard, a processor, and various types of sensors in the electronic device 100 .
  • the display screen assembly 20 is used for displaying information.
  • the display screen assembly 20 is installed on the housing assembly 10 .
  • an embodiment means that a particular feature, structure, or characteristic described in connection with the embodiment can be included in at least one embodiment of the present application.
  • the occurrences of this phrase in various places in the specification are not necessarily all referring to the same embodiment, nor are independent or alternative embodiments mutually exclusive of other embodiments. It is understood explicitly and implicitly by those skilled in the art that the embodiments described herein can be combined with other embodiments.
  • an “electronic device” (which may also be referred to as a “terminal” or “mobile terminal” or “electronic device”) includes, but is not limited to, configured to ), digital subscriber line (DSL), digital cable, direct cable connection, and/or another data connection/network) and/or via (for example, for cellular networks, wireless local area networks (WLAN), digital A TV network, a satellite network, an AM-FM broadcast transmitter, and/or a device for receiving/transmitting communication signals via a wireless interface of another communication terminal.
  • a communication terminal arranged to communicate over a wireless interface may be referred to as a "wireless communication terminal", “wireless terminal” or “mobile terminal”.
  • Examples of mobile terminals include, but are not limited to, satellite or cellular telephones; Personal Communications Systems (PCS) terminals that may combine cellular radiotelephones with data processing, facsimile, and data communication capabilities; may include radiotelephones, pagers, Internet/Intranet access , a PDA with a web browser, organizer, calendar, and/or Global Positioning System (GPS) receiver; and a conventional laptop and/or palm-type receiver or other electronic device including a radiotelephone transceiver.
  • a mobile phone is an electronic device equipped with a cellular communication module.
  • the housing assembly 10 may be a housing-like structure as a whole, and an accommodating space may be provided inside to accommodate electronic components such as a camera module, a battery, a motherboard, a processor, and various types of sensors.
  • the display screen assembly 20 may include a display module 30 and a display screen cover 40 stacked in sequence.
  • the display module 30 is used for displaying images
  • the display screen cover 40 may be made of light-transmitting materials such as glass or resin, which is not specifically limited.
  • the display screen cover 40 is used to transmit the light of the image displayed by the display module 30 , so that the user can view the image displayed on the display module 30 through the display screen cover 40 .
  • the display module 30 can be an OLED (Organic Light-Emitting Diode, organic light-emitting diode) display module, and can also be an AMOLED (Active-matrix organic light emitting diode, active-matrix organic light-emitting diode or active-matrix organic light-emitting diode. Body) display module, Micro LED (micro light-emitting diode) display module, or even LCD (Liquid Crystal Display) display module or QLED (Quantum dots Light-emitting Diodes) display mod.
  • the type of the display module 30 may not be specifically limited, and the display module 30 may also be other types of display modules.
  • the display module 30 is disposed on the casing assembly 10 .
  • the display screen cover 40 is disposed on a side of the display module 30 away from the housing assembly 10 .
  • the display cover 40 is used to protect the display module 30 .
  • the display cover 40 can prevent the display module 30 from being damaged.
  • the display cover 40 is used to protect electronic components inside the electronic device 100 .
  • the display module 30 may include a pixel layer 31 and a driving layer 32 stacked in sequence.
  • the pixel layer 31 is the main structure for displaying images in the display module 30 .
  • the driving layer 32 can drive the pixel layer 31 to display images.
  • the driving layer 32 is disposed on a side of the pixel layer 31 away from the display cover 40 .
  • the display module 30 may not only include the pixel layer 31 and the driving layer 32, but the display module 30 may also include a substrate layer (not shown) for carrying the driving layer 32, that is, the substrate layer may be connected to the pixel layer 31,
  • the driving layer 32 is stacked and located on a side of the driving layer 32 away from the pixel layer 31 .
  • the display module 30 may also include auxiliary layers such as a buffer layer, an insulating layer, and a pixel isolation layer that are laminated with the substrate layer and the display cover 40 and located between the substrate layer and the display cover 40. , encapsulation layer, touch panel layer, flat layer, polarizing layer, etc.
  • the stacked structure of the display module 30 is not specifically limited, and the stacked structure of the display module 30 can be set within the scope understandable by those skilled in the art.
  • the pixel layer 31 may include a plurality of pixel units 311 distributed in an array.
  • the pixel unit 311 is electrically connected to the driving layer 32 to display images under the control of the driving layer 32 .
  • the pixel unit 311 can be one of R pixel unit (red pixel unit), G pixel unit (green pixel unit), B pixel unit (blue pixel unit) and W pixel unit (white pixel unit).
  • a plurality of pixel units 311 in the display module 30 emit light to form the display area 21 of the display screen assembly 20 .
  • the display area 21 has a display plane 211 .
  • the driving layer 32 may include a plurality of pixel driving circuits 321 distributed in an array and first gate driving circuits 322 located in the display area 21 and distributed along the column direction.
  • the first gate driving circuit 322 is electrically connected to a plurality of pixel driving circuits 321 through a plurality of scanning signal lines 323 .
  • the first gate driving circuit 322 is used to control a plurality of pixel driving circuits 321 to further control the pixel layer 31 such as the pixel unit 311 to display images.
  • first”, “second”, “third” and the like in the present application are used for descriptive purposes only, and cannot be interpreted as indicating or implying relative importance or implicitly specifying the quantity of indicated technical features. Thus, a feature defined as “first”, “second”, “third”, etc. may expressly or implicitly include at least one of that feature.
  • the plurality of pixel driving circuits 321 may correspond to the plurality of pixel units 311 one by one and be electrically connected.
  • the corresponding pixel driving circuit 321 and the pixel unit 311 can be electrically connected through the driving wire 33 .
  • the pixel driving circuit 321 is used to control the pixel unit 311 to display images.
  • the multiple pixel driving circuits 321 in the same row are electrically connected to the first gate driving circuit 322 through the same scanning signal line 323, so as to control the multiple pixel driving circuits 321 in the same row.
  • the gate of the pixel driving circuit 321 such as a TFT (Thin Film Transistor, thin film transistor) is electrically connected to the scanning signal line 323 .
  • the area where the plurality of pixel driving circuits 321 are located is the pixel driving area of the display module 30, and the orthographic projection of the pixel driving area on the display plane 211 of the display module 30 is located on the display Area 21 is in orthographic projection on display plane 211 .
  • the orthographic area A of the pixel unit 311 on the display plane 211 is larger than the orthographic area B of the pixel driving circuit 321 on the display plane 211 .
  • an appropriate space is reserved for arranging the first gate driving circuit 322 .
  • the orthographic area of any pixel driving circuit 321 in the driving layer 32 on the display plane 211 is smaller than the orthographic area of any pixel unit 311 in the pixel layer 31 on the display plane 211 .
  • the orthographic projection of the pixel unit 311 on the display plane 211 and the pixel driving circuit 321 overlap, and/or the orthographic projections of the pixel drive circuit 321 on the display plane 211 are located within the orthographic projections of the pixel unit 311 on the display plane 211, and/or the pixel drive circuit 321 is located on the display plane 211.
  • the orthographic projection on 211 and the orthographic projection of the pixel unit 311 on the display plane 211 are set at intervals.
  • the difference between the driving wire 33 with the largest length and the driving wire 33 with the smallest length is the first preset threshold .
  • the first predetermined threshold may be 0-500 microns. In one embodiment, the first predetermined threshold may be 0-200 microns. In an embodiment, the first predetermined threshold may be one of 50 microns, 100 microns, 150 microns, 250 microns, 300 microns, 350 microns, 400 microns, and 450 microns. Understandably, in some embodiments, the first preset threshold may be adjusted when display requirements are different.
  • the edge of the display area 21 is flush with the edge of the driving layer 32 in a direction perpendicular to the display plane 211 .
  • the orthographic projection of the driving layer 32 on the display plane 211 is located within the orthographic projection of the display area 21 on the display plane 211 .
  • a plurality of pixel driving circuits 321 are distributed on both sides of the first gate driving circuit 322 to reduce the impact of the line voltage drop problem on the scanning signal line 323 .
  • a plurality of pixel driving circuits 321 in the same row are electrically connected to the first gate driving circuit 322 through the same scanning signal line 323 .
  • the plurality of pixel driving circuits 321 in the same row are evenly distributed on both sides of the first gate driving circuit 322 . That is, for multiple pixel driving circuits 321 located in the same row, the number of pixel driving circuits 321 on one side of the first gate driving circuit 322 is the same as that on the other side of the first gate driving circuit 322 . In one embodiment, among the plurality of pixel driving circuits 321 located in the same row, the number of pixel driving circuits 321 on one side of the first gate driving circuit 322 is twice the number on the other side of the first gate driving circuit 322 .
  • FIG. 5 is a schematic structural view of the display screen assembly 20 in another embodiment shown in Fig. 3
  • Fig. 6 is a schematic view of the display screen assembly 20 in the embodiment shown in Fig.
  • FIG. 7 is a schematic structural view of the display screen assembly 20 in another embodiment of the embodiment shown in FIG. 3 .
  • the changes of the orthographic projection areas of the plurality of pixel driving circuits 321 on the display plane 211 may be partially different, that is, among the plurality of pixel driving circuits 321, the orthographic projection areas of a part on the display plane 211 are different from those of the other part on the display plane 211.
  • the orthographic projection area of is different.
  • the area of the orthographic projection of the pixel driving circuits 321 on the display plane 211 decreases as the distance from the first gate driving circuit 322 increases.
  • the area of the orthographic projection of the pixel driving circuits 321 on the display plane 211 increases as the distance from the first gate driving circuit 322 increases.
  • the area of the orthographic projection of the pixel driving circuits 321 on the display plane 211 is different from that of the first gate driving circuit 322.
  • the distance between the circuits 322 increases and decreases; among the plurality of pixel driving circuits 321 located in the same row and on the other side of the first gate driving circuit 322, the area of the orthographic projection of the pixel driving circuits 321 on the display plane 211, the pixel
  • the orthographic projection area of the driving circuit 321 on the display plane 211 increases as the distance from the first gate driving circuit 322 increases.
  • the driving layer 32 may include a plurality of sub-regions (such as the first sub-region 324 and the second sub-region 325) divided along the column direction, wherein the sub-regions may not be limited to the first sub-region 324 and the second sub-region 325, may also include other areas, which will not be repeated here.
  • the first gate driving circuit 322 may be disposed in the first sub-region 324 .
  • the number of the first sub-region 324 may be at least one.
  • the number of the second sub-regions 325 may be multiple, and the second sub-regions 325 are distributed on both sides of the first sub-region 324 .
  • the first sub-region 324 is distributed on both sides of the second sub-region 325 .
  • the orthographic area B1 of the pixel driving circuit 321 in the first sub-region 324 on the display plane 211 is larger than the orthographic area B2 of the pixel driving circuit 321 in the second sub-region 325 on the display plane 211 .
  • the orthographic area B1 of the pixel driving circuit 321 in the first sub-region 324 on the display plane 211 is smaller than the orthographic area B2 of the pixel driving circuit 321 in the second sub-region 325 on the display plane 211 .
  • the driving layer 32 may include a second gate driving circuit 326 and a third gate driving circuit 327 distributed along the column direction and located on both sides of the first gate driving circuit 322 .
  • FIG. 8 is a schematic structural diagram of another embodiment of the electronic device 100 in the embodiment shown in FIG. 3
  • FIG. 9 is a schematic structural diagram of the display screen assembly 20 in the embodiment shown in FIG. 8 .
  • the display screen assembly 20 also includes non-display areas 22 disposed on two opposite side edges of the display area 21 .
  • the non-display areas 22 on opposite sides of the display area 21 such as the first non-display area 221 and the second non-display area 222 are distributed along the column direction.
  • the display area 21 is connected with the non-display area 22 such as the first non-display area 221 and the second non-display area 222 to form an integral structure.
  • the non-display area 22 may only be disposed on one side of the display area 21 . For example, only the first non-display area 221 or the second non-display area 222 is provided.
  • the non-display area 22 can be surrounded by the display area 21, that is, the non-display area 22 can not only include the first non-display area 221 and the second non-display area 222, but also include 221 and the second non-display area 222 are other non-display areas in a ring structure.
  • the non-display area 22 can be set at a part of the edge of the display area 21 .
  • the non-display area 22 can be omitted.
  • a plurality of pixel driving circuits 321 are distributed between the second gate driving circuit 326 and the third gate driving circuit 327 .
  • the area of the orthographic projection of the pixel drive circuit 321 on the display plane 211 is reduced, so that both the second gate drive circuit 326 and the third gate drive circuit 327 are at least partially located in the display area 21, thereby reducing the number of pixels driven by the second gate drive circuit.
  • the circuit 326 and the third gate driving circuit 327 cause the problem that the proportion of the non-display area 22 is large.
  • one of the second gate driving circuit 326 and the third gate driving circuit 327 may be omitted.
  • first gate drive circuit can be converted into a “second gate driving circuit”
  • second gate driving circuit can be converted into a “first gate driving circuit”.
  • the distances between the second gate driving circuit 326 and the third gate driving circuit 327 and the first gate driving circuit 322 are the same.
  • the pixel driving circuits 321 in the same row are electrically connected to the second gate driving circuit 326 through the same scanning signal line 323, and the plurality of pixel driving circuits 321 in the same row are divided by the first gate driving circuit 322 for two equal parts.
  • FIG. 10 is a structural diagram of another embodiment of the display screen assembly 20 in the embodiment shown in FIG. 8 .
  • One scanning signal line 323 can be divided into corresponding segments according to the number of gate driving circuits such as the first gate driving circuit 322 , the second gate driving circuit 326 and the third gate driving circuit 327 .
  • one scanning signal line 323 can be divided into three, such as a first scanning signal line 3231 , a second scanning signal line 3232 , and a third scanning signal line 3233 .
  • one scanning signal line 323 can also be further divided as required.
  • first scanning signal line can be converted into “second scanning signal lines”
  • second scanning signal lines can be converted into “first scanning signal lines”.
  • a plurality of pixel driving circuits 321 located in the same row can be divided into corresponding parts according to the number of gate driving circuits such as the first gate driving circuit 322, the second gate driving circuit 326 and the third gate driving circuit 327, for example It is divided into a first part 3211 , a second part 3212 and a third part 3213 .
  • the first part 3211 is electrically connected to the first gate driving circuit 322 through the first scanning signal line 3231 .
  • the second part 3212 is electrically connected to the second gate driving circuit 326 through the second scanning signal line 3232 .
  • the third part 3213 is electrically connected to the third gate driving circuit 327 through the third scanning signal line 3233 .
  • the same first scanning signal line 3231 and the first The number of pixel driving circuits 321 electrically connected to the gate driving circuit 322 is the same as the number of pixel driving circuits 321 electrically connected to the second gate driving circuit 326 through the same second scanning signal line 3232;
  • the same first scanning signal line 3231 and the first The number of pixel driving circuits 321 electrically connected to the gate driving circuit 322 is the same as the number of pixel driving circuits 321 electrically connected to the third gate driving circuit 327 through the same third scanning signal line 3233 .
  • a plurality of pixel driving circuits 321 may be distributed on both sides of the second gate driving circuit 326 .
  • a plurality of pixel driving circuits 321 may be distributed among the third gate driving circuits 327 .
  • at least one of the second gate driving circuit 326 and the third gate driving circuit 327 can be omitted.
  • first part can be converted into “second part”
  • second part section can be converted to “first section”.
  • FIG. 11 is a schematic structural diagram of another embodiment of the electronic device 100 in the embodiment shown in FIG. 3
  • FIG. 12 is a schematic structural diagram of the display screen assembly 20 in the embodiment shown in FIG. 11
  • the driving layer 32 may include a plurality of sub-regions (such as the first sub-region 324 and the second sub-region 325) divided along the column direction, wherein the sub-regions may not only be limited to the first sub-region 324 and the second sub-region 325, but may also include For other areas, no further details are given.
  • first sub-area can be converted to “second sub-area”
  • second sub-area can be converted into a “first sub-region”.
  • Each sub-region such as the first sub-region 324 and the second sub-region 325 can be provided with the first gate driving circuit 322 .
  • the plurality of sub-regions such as the first sub-region 324 and the second sub-region 325 have the same width in the row direction.
  • the width of the first sub-region 324 is the same as that of the second sub-region 325 .
  • the number of pixel driving circuits 321 located on both sides of the first gate driving circuit 322 is the same.
  • the first gate driving circuit 322 may not be provided in some sub-regions as shown in FIG. 7 .
  • the embodiment of the present application also provides an electronic device 200 , please refer to FIG. 13 , which is a schematic diagram of the structure and composition of the electronic device 200 in another embodiment of the present application.
  • the electronic device 200 may include the casing assembly 10 and the display module 30 mentioned above.
  • the electronic device 200 may be a mobile phone, a tablet computer, a notebook computer, a wearable device, and the like.
  • the illustration in this embodiment takes a mobile phone as an example.
  • the structure of the electronic device 200 may include an RF circuit 210, a memory 220, an input unit 230, a display unit 240 (that is, the display screen assembly 20 in the above-mentioned embodiment), a sensor 250, an audio circuit 260, a wifi module 270, a processor 280, The power supply 290 and the switch assembly 310 and so on.
  • the RF circuit 210 , the memory 220 , the input unit 230 , the display unit 240 , the sensor 250 , the audio circuit 260 , the wifi module 270 and the switch component 310 are respectively connected to the processor 280 .
  • the power supply 290 is used to provide electric energy for the entire electronic device 200 .
  • the RF circuit 210 is used for sending and receiving signals.
  • the memory 220 is used for storing data instruction information.
  • the input unit 230 is used for inputting information, and may specifically include a touch panel 2301 and other input devices 2302 such as operation keys.
  • the display unit 240 may include a display panel 2401 (that is, the display module 30 in the above-mentioned embodiment) and the like.
  • the sensor 250 includes an infrared sensor, a laser sensor, etc., and is used to detect a user approach signal, a distance signal, and the like.
  • the speaker 2601 and the microphone (or microphone, or receiver assembly) 2602 are connected to the processor 280 through the audio circuit 260, and are used for receiving and sending out sound signals.
  • the wifi module 270 is used for receiving and transmitting wifi signals.
  • the processor 280 is used for processing data information of the electronic device 200 .
  • the switch assembly 310 is used for receiving control signals to control the electronic device 200 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)

Abstract

本申请提供了一种显示模组(30)、显示屏组件(20)及电子设备(10)，涉及显示技术领域。显示模组(30)中，像素层(31)设有呈阵列分布的多个像素单元(311)，驱动层(32)设有沿列方向分布的第一栅极驱动电路(322)及分布在第一栅极驱动电路(322)两侧的多个像素驱动电路(321)，多个像素驱动电路(321)呈阵列分布；多个像素驱动电路(321)与多个像素单元(311)一一对应电连接，位于同一行的多个像素驱动电路(321)通过同一扫描信号线(323)与第一栅极驱动电路(322)电连接；多个像素单元(311)发光形成显示模组(30)的显示区域，多个像素驱动电路(321)所在的区域为显示模组(30)的像素驱动区域，像素驱动区域在显示模组(30)的显示平面(211)上的正投影位于显示区域(21)在显示平面(211)上的正投影内，本申请不会造成像素驱动区域黑边加宽以提高屏占比，也可改善扫描信号线(323)上压降的问题。

Description

显示模组、显示屏组件及电子设备
本申请主张2021年10月29日在中国申请的申请号为202111275283.7申请案的优先权。
【技术领域】
本申请涉及显示技术领域，具体涉及一种显示模组、显示屏组件及电子设备。
【背景技术】
现有技术中的显示模组，是将栅极驱动(Gate driver On Array，GOA)电路放置在驱动层中的边缘位置，进而导致显示模组中的像素单元因为线路压降(IR Drop)的问题而显示质量较差，另外，栅极驱动电路也将使得显示屏的非显示区域增加，进而使得屏占比较小。
【发明内容】
本申请一方面提供了一种显示模组，包括像素层及位于所述像素层下方的驱动层；
其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有沿列方向分布的第一栅极驱动电路以及分布在所述第一栅极驱动电路两侧的多个像素驱动电路，多个所述像素驱动电路呈阵列分布；
多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的多个所述像素驱动电路通过同一扫描信号线与所述第一栅极驱动电路电连接；
多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路所在的区域为所述显示模组的像素驱动区域，所述像素驱动区域在所述显示模组的显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内。
本申请另一方面提供了一种显示模组，包括像素层及位于所述像素层下方的驱动层；
其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有第一栅极驱动电路、第二栅极驱动电路以及多个像素驱动电路，所述第一栅极驱动电路和所述第二栅极驱动电路均沿列方向分布，所述多个像素驱动电路分布在所述第一栅极驱动电路两侧，且分布在所述第二栅极驱动电路的一侧；
多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的每一所述像素驱动电路包括第一部分和第二部分，所述第一部分通过同一第一扫描信号线与所述第一栅极驱动电路电连接，所述第二部分通过同一第二扫描信号线与所述第二栅极驱动电路电连接；
多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路均位于所述显示区域下方，任一所述像素驱动电路在所述显示区域的显示平面上的正投影面积小于任一所述像素单元在所述显示平面上的正投影面积；
所述第二栅极驱动电路在所述显示平面的正投影的至少部分位于所述显示区域在所述显示平面的正投影内。
本申请另一方面提供了一种显示屏组件，包括：
显示模组，包括像素层及位于所述像素层下方的驱动层；其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有沿列方向分布的第一栅极驱动电路以及分布在所述第一栅极驱动电路两侧的多个像素驱动电路，多个所述像素驱动电路呈阵列分布；多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的多个所述像素驱动电路通过同一扫描信号线与所述第一栅极驱动电路电连接；多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路所在的区域为所述显示模组的像素驱动区域，所述像素驱动区域在所述显示模组的显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内；以及
显示屏盖板，盖设在所述像素层远离所述驱动层的一侧。
本申请另一方面提供了一种电子设备，包括：
壳体组件；以及
显示屏组件，设置在所述壳体组件上，所述显示屏组件，包括：
显示模组，包括像素层及位于所述像素层下方的驱动层；其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有沿列方向分布的第一栅极驱动电路以及分布在所述第一栅极驱动电路两侧的多个像素驱动电路，多个所述像素驱动电路呈阵列分布；多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的多个所述像素驱动电路通过同一扫描信号线与所述第一栅极驱动电路电连接；多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路所在的区域为所述显示模组的像素驱动区域，所述像素驱动区域在所述显示模组的显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内；以及
显示屏盖板，盖设在所述像素层远离所述驱动层的一侧。
【附图说明】
为了更清楚地说明本申请实施方式中的技术方案，下面将对实施方式描述中所需要使用的附图作简单的介绍，显而易见地，下面描述中的附图仅仅是本申请的一些实施方式，对于本领域普通技术人员来讲，在不付出创造性劳动的前提下，还可以根据这些附图获得其他的附图。
图1为电子设备的结构示意图；
图2为图1中显示屏组件的结构示意图；
图3为本申请一实施例中电子设备的结构示意图；
图4为图3所示实施例中显示屏组件20的结构示意图；
图5为图3所示实施例中显示屏组件在另一实施例中的结构示意图；
图6为图3所示实施例中显示屏组件在另一实施例中的结构示意图；
图7为图3所示实施例中显示屏组件在另一实施例中的结构示意图；
图8为图3所示实施例中电子设备在另一实施例中的结构示意图；
图9为图8所示实施例中显示屏组件的结构示意图；
图10为图8所示实施例中显示屏组件在一另一实施例中的结构示意图；
图11为图3所示实施例中电子设备在另一实施例中的结构示意图；
图12为图11所示实施例中显示屏组件的结构示意图；
图13为本申请另一实施例中电子设备的结构组成示意图。
【具体实施方式】
下面结合附图和实施方式，对本申请做进一步的详细描述。特别指出的是，以下实施方式仅用于说明本申请，但不对本申请的范围进行限定。同样的，以下实施方式仅为本申请的部分实施方式而非全部实施方式，本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施方式，都属于本申请保护的范围。
请参阅图1和图2，图1为电子设备的结构示意图，图2为图1中显示屏组件的结构示意图。在电子设备100’中壳体组件10’上的显示屏组件20’中，通常具有显示区域21’和非显示区域22’。显示区域21’是在像素层31’中像素单元311’发光时形成的区域，顾名思义，为能够显示画面的区域。非显示区域22’位于显示区域21’的周边，通常因为需要在驱动层32’中设置像素驱动电路321’，或者栅极驱动电路322’、复位电路等***电路而形成，也被称为显示屏组件20’的“黑边”。
在图1和图2中栅极驱动电路322’设置在所有像素驱动单元321’的一侧，位于同一行的像素驱动单元321’通过同一扫描信号线323’与栅极驱动电路322’连接，因此距离栅极 驱动电路322’较远的像素驱动单元321’与距离栅极驱动电路322’较近的像素驱动单元321’之间形成扫描信号线上电压压降较大，造成与之对应的像素单元311’的发光效果受到较大的影响。另外，由于需要在驱动层32’中预留栅极驱动电路322’的设置位置，使得栅极驱动电路322’位于非显示区域22’而导致黑边宽度增加，从而影响显示屏组件20’的屏占比。
为了解决黑边宽度较宽及扫描信号线上电压压降等问题，本申请提供了一种电子设备，该电子设备经过技术上的难关攻克及结构设计上的改进。在研究改进过程中，发现在图2中像素单元311’在显示区域21’的显示平面211’上的正投影面积A’较像素单元311’在显示平面211’上的正投影面积B’小，使得图2中的黑边宽度较宽。本申请通过改变像素驱动电路的结构和/或体积大小设计，使得在驱动层中像素驱动电路之间留出大量的空间安置栅极驱动电路，改变由栅极驱动电路单侧通过扫描线对像素驱动电路驱动的设计为由栅极驱动电路两相对侧分别通过扫描线对像素驱动电路驱动的设计，即可以缩减黑边的宽度，又可以改善扫描信号线上电压压降的问题。
接下来阐述一种显示模组，显示模组包括像素层及位于所述像素层下方的驱动层；其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有沿列方向分布的第一栅极驱动电路以及分布在所述第一栅极驱动电路两侧的多个像素驱动电路，多个所述像素驱动电路呈阵列分布；多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的多个所述像素驱动电路通过同一扫描信号线与所述第一栅极驱动电路电连接；多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路所在的区域为所述显示模组的像素驱动区域，所述像素驱动区域在所述显示模组的显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内。
在一些实施例中，所述驱动层包括沿列方向划分且在行方向上宽度相同的多个子区域，每一所述子区域内设有一所述第一栅极驱动电路。
在一些实施例中，在每一所述子区域内，位于所述第一栅极驱动电路两侧的所述像素驱动电路的数量相同。
在一些实施例中，在同一所述子区域内的所述第一栅极驱动电路及位于同一行的多个所述像素驱动电路中，每一所述像素驱动电路在所述显示平面上的正投影面积，随着与所述第一栅极驱动电路的距离增大而减小，或，随着与所述第一栅极驱动电路的距离增大而增大。
在一些实施例中，任一所述像素驱动电路在所述显示模组的显示平面上的正投影面积小于任一所述像素单元在所述显示模组的显示平面上的正投影面积。
在一些实施例中，所述驱动层的边缘与所述显示区域边缘在垂直于所述显示平面的方向上齐平。
在一些实施例中，所述驱动层在所述显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内。
在一些实施例中，所述驱动层包括沿列方向划分的第一子区域和第二子区域，所述第一子区域的数量为至少一个，所述第二子区域的数量为多个，每一所述第一子区域内设有一所述第一栅极驱动电路；其中，位于所述第一子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积，较位于所述第二子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积小，或较位于所述第二子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积大。
在一些实施例中，所述驱动层还设有沿列方向分布的第二栅极驱动电路，多个所述像素驱动电路均位于所述第二栅极驱动电路的一侧，位于同一行的所述像素驱动电路通过同一所述扫描信号线与所述第二栅极驱动电路电连接；所述第二栅极驱动电路在所述显示平面的正投影的至少部分位于所述显示区域在所述显示平面的正投影内。
在一些实施例中，所述驱动层还设有沿列方向分布的第三栅极驱动电路，多个所述像素驱动电路均位于所述第二栅极驱动电路与所述第三栅极驱动电路之间，所述第二栅极驱动电 路与所述第三栅极驱动电路分别与所述第一栅极驱动电路的距离相同，位于同一行的所述像素驱动电路通过同一所述扫描信号线与所述第二栅极驱动电路电连接，位于同一行的多个所述像素驱动电路被所述第一栅极驱动电路划分为两个数量相同的部分，所述第三栅极驱动电路在所述显示平面的正投影的至少部分位于所述显示区域在所述显示平面的正投影内。
在一些实施例中，相对应的所述像素驱动电路与所述像素单元通过驱动走线电连接；其中，位于所述显示模组中的所有所述驱动走线，长度最大的所述驱动走线与长度最小的所述驱动走线的差值为第一预设阈值。
接下来阐述一种显示模组，显示模组包括像素层及位于所述像素层下方的驱动层；其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有第一栅极驱动电路、第二栅极驱动电路以及多个像素驱动电路，所述第一栅极驱动电路和所述第二栅极驱动电路均沿列方向分布，所述多个像素驱动电路分布在所述第一栅极驱动电路两侧，且分布在所述第二栅极驱动电路的一侧；多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的每一所述像素驱动电路包括第一部分和第二部分，所述第一部分通过同一第一扫描信号线与所述第一栅极驱动电路电连接，所述第二部分通过同一第二扫描信号线与所述第二栅极驱动电路电连接；多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路均位于所述显示区域下方，任一所述像素驱动电路在所述显示区域的显示平面上的正投影面积小于任一所述像素单元在所述显示平面上的正投影面积；所述第二栅极驱动电路在所述显示平面的正投影的至少部分位于所述显示区域在所述显示平面的正投影内。
在一些实施例中，在位于同一行且分布在所述第一栅极驱动电路与第二栅极驱动电路之间的所有所述像素驱动电路中，电连接于所述第一栅极驱动电路的所述像素驱动电路的数量与电连接于所述第一栅极驱动电路的所述像素驱动电路的数量相同。
在一些实施例中，所述显示模组还包括沿列方向分布的第三栅极驱动电路，位于同一行的每一所述像素驱动电路还包括第三部分，所述第三部分通过同一第三扫描信号线与所述第三栅极驱动电路电连接，多个所述像素驱动电路均分布在所述第二栅极驱动电路与所述第三栅极驱动电路之间，所述第三栅极驱动电路在所述显示平面的正投影的至少部分位于所述显示区域在所述显示平面的正投影内。
在一些实施例中，所述第二栅极驱动电路及所述第三栅极驱动电路均与所述第一栅极驱动电路的距离相同，位于同一行的多个所述像素驱动电路被所述第一栅极驱动电路划分为两个数量相同的部分；在位于同一行且分布在所述第二栅极驱动电路与所述第一栅极驱动电路之间的多个所述像素驱动电路中，通过同一所述第一扫描信号线与所述第一栅极驱动电路电连接的所述像素驱动电路的数量，与通过同一所述第二扫描信号线与所述第二栅极驱动电路电连接的所述像素驱动电路的数量相同；在位于同一行且分布在所述第三栅极驱动电路与所述第一栅极驱动电路之间的多个所述像素驱动电路中，通过同一所述第一扫描信号线与所述第一栅极驱动电路电连接的所述像素驱动电路的数量，与通过同一所述第三扫描信号线与所述第三栅极驱动电路电连接的所述像素驱动电路的数量相同。
接下来阐述一种显示屏组件，显示屏组件包括：显示模组，包括像素层及位于所述像素层下方的驱动层；其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有沿列方向分布的第一栅极驱动电路以及分布在所述第一栅极驱动电路两侧的多个像素驱动电路，多个所述像素驱动电路呈阵列分布；多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的多个所述像素驱动电路通过同一扫描信号线与所述第一栅极驱动电路电连接；多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路所在的区域为所述显示模组的像素驱动区域，所述像素驱动区域在所述显示模组的显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内；以及显示屏盖板，盖设在所述像素层远离所述驱动层的一侧。
在一些实施例中，任一所述像素驱动电路在所述显示模组的显示平面上的正投影面积小 于任一所述像素单元在所述显示模组的显示平面上的正投影面积。
在一些实施例中，所述驱动层包括沿列方向划分的第一子区域和第二子区域，所述第一子区域的数量为至少一个，所述第二子区域的数量为多个，每一所述第一子区域内设有一所述第一栅极驱动电路；其中，位于所述第一子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积，较位于所述第二子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积小，或较位于所述第二子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积大。
在一些实施例中，相对应的所述像素驱动电路与所述像素单元通过驱动走线电连接；其中，位于所述显示模组中的所有所述驱动走线，长度最大的所述驱动走线与长度最小的所述驱动走线的差值为第一预设阈值。
接下来阐述一种电子设备，电子包括：壳体组件；以及显示屏组件，设置在所述壳体组件上，所述显示屏组件，包括：显示模组，包括像素层及位于所述像素层下方的驱动层；其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有沿列方向分布的第一栅极驱动电路以及分布在所述第一栅极驱动电路两侧的多个像素驱动电路，多个所述像素驱动电路呈阵列分布；多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的多个所述像素驱动电路通过同一扫描信号线与所述第一栅极驱动电路电连接；多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路所在的区域为所述显示模组的像素驱动区域，所述像素驱动区域在所述显示模组的显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内；以及显示屏盖板，盖设在所述像素层远离所述驱动层的一侧。
请参阅图3和图4，图3为本申请一实施例中电子设备的结构示意图，图4为图3所示实施例中显示屏组件20的结构示意图。该电子设备100可包括壳体组件10和显示屏组件20。其中，壳体组件10用于承载显示屏组件20。当然，壳体组件10也可以用于承载、安装电子设备100中的摄像头模组、电池、主板、处理器以及各种类型的传感器等电子元件。显示屏组件20用于显示信息。显示屏组件20安装在壳体组件10上。
在本文中提及“实施方式”意味着，结合实施方式描述的特定特征、结构或特性可以包含在本申请的至少一个实施方式中。在说明书中的各个位置出现该短语并不一定均是指相同的实施方式，也不是与其他实施方式互斥的独立的或备选的实施方式。本领域技术人员显式地和隐式地理解的是，本文所描述的实施方式可以与其他实施方式相结合。
作为在此使用的“电子设备”(也可被称为“终端”或“移动终端”或“电子装置”)包括，但不限于被设置成经由有线线路连接(如经由公共交换电话网络(PSTN)、数字用户线路(DSL)、数字电缆、直接电缆连接，以及/或另一数据连接/网络)和/或经由(例如，针对蜂窝网络、无线局域网(WLAN)、诸如DVB-H网络的数字电视网络、卫星网络、AM-FM广播发送器，以及/或另一通信终端的)无线接口接收/发送通信信号的装置。被设置成通过无线接口通信的通信终端可以被称为“无线通信终端”、“无线终端”或“移动终端”。移动终端的示例包括，但不限于卫星或蜂窝电话；可以组合蜂窝无线电电话与数据处理、传真以及数据通信能力的个人通信***(PCS)终端；可以包括无线电电话、寻呼机、因特网/内联网接入、Web浏览器、记事簿、日历以及/或全球定位***(GPS)接收器的PDA；以及常规膝上型和/或掌上型接收器或包括无线电电话收发器的其他电子装置。手机即为配置有蜂窝通信模块的电子设备。
在一实施例中，壳体组件10整体可为壳体状结构，内部可设置容纳空间以容纳摄像头模组、电池、主板、处理器以及各种类型的传感器等电子元件。
请参阅图4，显示屏组件20可包括依次层叠设置的显示模组30和显示屏盖板40。其中，显示模组30用于显示图像，显示屏盖板40可以为玻璃或者树脂等透光材质，不做具体限定。显示屏盖板40用于使显示模组30所显示的图像的光线透过，使得用户可以透过显示屏盖板 40观看显示模组30上显示的图像。
显示模组30可以为OLED(Organic Light-Emitting Diode，有机发光二极管)显示模组，也可以为AMOLED(Active-matrix organic light emitting diode，有源矩阵有机发光二极体或主动矩阵有机发光二极体)显示模组，也可以为Micro LED(微型发光二极管)显示模组，甚至可以为LCD(Liquid Crystal Display)显示模组或QLED(量子点电致发光二极管，Quantum dots Light-emitting Diodes)显示模组。当然，对显示模组30的类型可不做具体限定，显示模组30还可以是其他类型的显示模组。
显示模组30设置在壳体组件10上。显示屏盖板40盖设在显示模组30远离壳体组件10的一侧。显示屏盖板40用于保护显示模组30。显示屏盖板40可使显示模组30不被损坏。在一些实施例中，显示屏盖板40用于保护电子设备100内部的电子元器件。
请参阅图4，显示模组30可包括依次层叠设置的像素层31和驱动层32。其中，像素层31是显示模组30中用于显示画面的主要结构。驱动层32可驱动像素层31显示图像。驱动层32设置在像素层31远离显示屏盖板40的一侧。
可以理解地，显示模组30可不仅包括像素层31和驱动层32，显示模组30还可以包括用于承载驱动层32的基板层(图未示)，即基板层可与像素层31、驱动层32层叠设置，且位于驱动层32远离像素层31的一侧。在某些实施例中，显示模组30还可以包括与基板层、显示屏盖板40层叠设置且位于基板层与显示屏盖板40之间的辅助层例如缓冲层、绝缘层、像素隔离层、封装层、触控面板层、平坦层、偏光层等。在此对显示模组30的叠层结构不做具体限定，可以在本领域技术人员可以理解的范围内设置显示模组30的叠层结构。
请参阅图3和图4，像素层31可包括多个呈阵列分布的像素单元311。像素单元311与驱动层32电连接，以在驱动层32的控制下进行图像显示。可以理解地，像素单元311可为R像素单元(红色像素单元)、G像素单元(绿色像素单元)、B像素单元(蓝色像素单元)和W像素单元(白色像素单元)中的一个。
显示模组30中多个像素单元311发光形成显示屏组件20的显示区域21。显示区域21具有显示平面211。
请参阅图3和图4，驱动层32可包括多个呈阵列分布的像素驱动电路321以及位于显示区域21内且沿列方向分布的第一栅极驱动电路322。其中，第一栅极驱动电路322通过多根扫描信号线323与多个像素驱动电路321电连接。第一栅极驱动电路322用于控制多个像素驱动电路321，进而控制像素层31例如像素单元311显示图像。
本申请中的术语“第一”、“第二”、“第三”等仅用于描述目的，而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此，限定有“第一”、“第二”、“第三”等的特征可以明示或者隐含地包括至少一个该特征。
多个像素驱动电路321可与多个像素单元311一一对应并电连接。例如，相对应的像素驱动电路321与像素单元311可通过驱动走线33电连接。
在相对应的像素驱动电路321与像素单元311中，像素驱动电路321用于控制像素单元311进行图像显示。
位于同一行的多个像素驱动电路321通过同一扫描信号线323与第一栅极驱动电路322电连接，以实现对位于同一行上的多个像素驱动电路321的控制。在一实施例中，像素驱动电路321例如TFT(Thin Film Transistor，薄膜晶体管)的栅极与扫描信号线323电连接。
在一些实施例中，在显示模组30中，多个像素驱动电路321所在的区域为显示模组30的像素驱动区域，像素驱动区域在显示模组30的显示平面211上的正投影位于显示区域21在显示平面211上的正投影内。
在一实施例中，像素单元311在显示平面211上的正投影面积A较像素驱动电路321在显示平面211上的正投影面积B大。可使得像素驱动电路321在显示平面211上的正投影面积减小时，留出合适的空间安置第一栅极驱动电路322。
在一实施例中，驱动层32中任一像素驱动电路321在显示平面211上的正投影面积较像素层31中任一像素单元311在显示平面211上的正投影面积小。
在一些实施例中，第一栅极驱动电路322位于显示区域21内时，在相对应的像素单元311与像素驱动电路321中，像素单元311在显示平面211上的正投影与像素驱动电路321在显示平面211上的正投影交叉重叠，和/或像素驱动电路321在显示平面211上的正投影位于像素单元311在显示平面211上的正投影内，和/或像素驱动电路321在显示平面211上的正投影与像素单元311在显示平面211上的正投影间隔设置。
在一些实施例中，为了保障像素层31显示均匀，显示模组30中所有的驱动走线33，长度最大的驱动走线33与长度最小的驱动走线33的差值为第一预设阈值。在一实施例中，第一预设阈值可为0-500微米。在一实施例中，第一预设阈值可为0-200微米。在一实施例中，第一预设阈值可为50微米、100微米、150微米、250微米、300微米、350微米、400微米、450微米中的一个。可以理解地，在一些实施例中，第一预设阈值可以在显示要求标准不同的情况下进行调整。
在一实施例中，显示区域21边缘与驱动层32边缘在垂直于显示平面211的方向上齐平。
在一实施例中，驱动层32在显示平面211上的正投影位于显示区域21在显示平面211上的正投影内。
在一些实施例中，多个像素驱动电路321分布在第一栅极驱动电路322的两侧，以降低扫描信号线323上线路压降问题带来的影响。位于同一行的多个像素驱动电路321通过同一扫描信号线323与第一栅极驱动电路322电连接。
在一实施例中，位于同一行的多个像素驱动电路321均匀分布在第一栅极驱动电路322两侧。即位于同一行的多个像素驱动电路321，像素驱动电路321在第一栅极驱动电路322一侧的数量与在第一栅极驱动电路322另一侧的数量相同。在一实施例中，位于同一行的多个像素驱动电路321，像素驱动电路321在第一栅极驱动电路322一侧的数量为在第一栅极驱动电路322另一侧的数量的两倍。
请参阅图5、图6和图7，图5为图3所示实施例中显示屏组件20在另一实施例中的结构示意图，图6为图3所示实施例中显示屏组件20在另一实施例中的结构示意图，图7为图3所示实施例中显示屏组件20在另一实施例中的结构示意图。多个像素驱动电路321在显示平面211上的正投影面积的变化可部分不相同，即在多个像素驱动电路321中，一部分在显示平面211上的正投影面积与另一部分在显示平面211上的正投影面积不同。
请参阅图5，在位于同一行的多个像素驱动电路321中，像素驱动电路321在显示平面211上的正投影面积，随着与第一栅极驱动电路322的距离增大而减小。
请参阅图6，在位于同一行的多个像素驱动电路321中，像素驱动电路321在显示平面211上的正投影面积，随着与第一栅极驱动电路322的距离增大而增大。
可以理解地，在位于同一行且位于第一栅极驱动电路322一侧的多个像素驱动电路321中，像素驱动电路321在显示平面211上的正投影面积，随着与第一栅极驱动电路322的距离增大而减小；在位于同一行且位于第一栅极驱动电路322另一侧的多个像素驱动电路321中，像素驱动电路321在显示平面211上的正投影面积，像素驱动电路321在显示平面211上的正投影面积，随着与第一栅极驱动电路322的距离增大而增大。
请参阅图7，驱动层32可包括沿列方向划分的多个子区域(例如第一子区域324和第二子区域325)，其中，子区域可不仅限于第一子区域324和第二子区域325，还可包括其他区域，不作赘述。另外，对第一子区域324的个数和第二子区域325的个数据不做限定。第一栅极驱动电路322可设置在第一子区域324内。在一些实施例中，第一子区域324的个数可为至少一个。第二子区域325的个数可为多个，第二子区域325分布在第一子区域324两侧。或第一子区域324分布在第二子区域325两侧。
位于同一行的多个像素驱动电路321分布在多个子区域内。在一实施例中，第一子区域 324内像素驱动电路321在显示平面211上的正投影面积B1较第二子区域325内像素驱动电路321在显示平面211上的正投影面积B2大。在一实施例中，第一子区域324内像素驱动电路321在显示平面211上的正投影面积B1较第二子区域325内像素驱动电路321在显示平面211上的正投影面积B2小。
为了进一步降低扫描信号线323上线路压降问题带来的影响。驱动层32可包括沿列方向分布且位于第一栅极驱动电路322两侧的第二栅极驱动电路326和第三栅极驱动电路327。请参阅图8和图9，图8为图3所示实施例中电子设备100在另一实施例中的结构示意图，图9为图8所示实施例中显示屏组件20的结构示意图。显示屏组件20还包括设置在显示区域21两相对侧边缘的非显示区域22。其中，在显示区域21两相对侧的非显示区域22例如第一非显示区域221、第二非显示区域222沿列方向分布。显示区域21与非显示区域22例如第一非显示区域221、第二非显示区域222相连接，以成为一体结构。在一些实施例中，非显示区域22可只设置在显示区域21的一侧。例如只设置第一非显示区域221或第二非显示区域222。在其他实施例中，非显示区域22可围设在显示区域21的周围，即非显示区域22可不仅包括第一非显示区域221和第二非显示区域222，还包括连接第一非显示区域221和第二非显示区域222以呈环状结构的其他非显示区域。在其他实施例中，非显示区域22可设置在显示区域21的部分边缘。当然，在某些实施例中，非显示区域22可以省略。
多个像素驱动电路321分布在第二栅极驱动电路326和第三栅极驱动电路327之间。像素驱动电路321在显示平面211上的正投影面积减小，可使得第二栅极驱动电路326和第三栅极驱动电路327均至少部分位于显示区域21内，进而减少由第二栅极驱动电路326和第三栅极驱动电路327带来的非显示区域22占比大的问题。在一些实施例中，第二栅极驱动电路326和第三栅极驱动电路327中的一个可以省略。
可以理解地，上述实施例中的名称“第一栅极驱动电路”、“第二栅极驱动电路”、“第三栅极驱动电路”以及“栅极驱动电路”可以相互转换，例如，“第一栅极驱动电路”可以转换为“第二栅极驱动电路”，而相应的，“第二栅极驱动电路”可以转换为“第一栅极驱动电路”。
在一实施例中，第二栅极驱动电路326与第三栅极驱动电路327分别与第一栅极驱动电路322的距离相同。
在一实施例中，位于同一行的像素驱动电路321通过同一扫描信号线323与第二栅极驱动电路326电连接，位于同一行的多个像素驱动电路321被第一栅极驱动电路322划分为两个数量相同的部分。
请参阅图10，图10为图8所示实施例中显示屏组件20在一另一实施例中的结构示意图。一根扫描信号线323可依据栅极驱动电路例如第一栅极驱动电路322、第二栅极驱动电路326和第三栅极驱动电路327的个数分割为相应的段根。例如一根扫描信号线323可分割为三根，例如第一扫描信号线3231、第二扫描信号线3232、第三扫描信号线3233。当然，一根扫描信号线323还可根据需要另外进行分割。
可以理解地，上述实施例中的名称“第一扫描信号线”、“第二扫描信号线”、“第三扫描信号线”以及“扫描信号线”可以相互转换，例如，“第一扫描信号线”可以转换为“第二扫描信号线”，而相应的，“第二扫描信号线”可以转换为“第一扫描信号线”。
位于同一行的多个像素驱动电路321可根据栅极驱动电路例如第一栅极驱动电路322、第二栅极驱动电路326和第三栅极驱动电路327的个数分割为相应的部分，例如分为割为第一部分3211、第二部分3212及第三部分3213。其中，第一部分3211通过第一扫描信号线3231与第一栅极驱动电路322电连接。第二部分3212通过第二扫描信号线3232与第二栅极驱动电路326电连接。第三部分3213通过第三扫描信号线3233与第三栅极驱动电路327电连接。
在一些实施例中，在位于同一行且分布在第二栅极驱动电路326与第一栅极驱动电路322 之间的多个像素驱动电路321中，通过同一第一扫描信号线3231与第一栅极驱动电路322电连接的像素驱动电路321的数量，与通过同一第二扫描信号线3232与第二栅极驱动电路326电连接的像素驱动电路321的数量相同；
在一些实施例中，在位于同一行且分布在第三栅极驱动电路327与第一栅极驱动电路322之间的多个像素驱动电路321中，通过同一第一扫描信号线3231与第一栅极驱动电路322电连接的像素驱动电路321的数量，与通过同一第三扫描信号线3233与第三栅极驱动电路327电连接的像素驱动电路321的数量相同。
可以理解地，多个像素驱动电路321可分布在第二栅极驱动电路326两侧。多个像素驱动电路321可分布在第三栅极驱动电路327之间。而第二栅极驱动电路326和第三栅极驱动电路327中的至少一个可以省略。
可以理解地，上述实施例中的名称“第一部分”、“第二部分”以及“部分”可以相互转换，例如，“第一部分”可以转换为“第二部分”，而相应的，“第二部分”可以转换为“第一部分”。
请参阅图11和图12，图11为图3所示实施例中电子设备100在另一实施例中的结构示意图，图12为图11所示实施例中显示屏组件20的结构示意图。驱动层32可包括沿列方向划分的多个子区域(例如第一子区域324和第二子区域325)，其中，子区域可不仅限于第一子区域324和第二子区域325，还可包括其他区域，不作赘述。另外，对第一子区域324的个数和第二子区域325的个数据不做限定。
可以理解地，上述实施例中的名称“第一子区域”、“第二子区域”以及“子区域”可以相互转换，例如，“第一子区域”可以转换为“第二子区域”，而相应的，“第二子区域”可以转换为“第一子区域”。
每一个子区域例如第一子区域324和第二子区域325均可设置第一栅极驱动电路322。
在一实施例中，多个子区域例如第一子区域324和第二子区域325在行方向上的宽度相同。例如在行方向上，第一子区域324的宽度和第二子区域325的宽度相同。
在一实施例中，在同一个子区域内，位于第一栅极驱动电路322两侧的像素驱动电路321的数量相同。
在一些实施例中，部分子区域中可如图7所示不设置第一栅极驱动电路322。
本申请实施例还提供了一种电子设备200，请参阅图13，图13为本申请另一实施例中电子设备200的结构组成示意图。该电子设备200可包括上述所述的壳体组件10和显示模组30。该电子设备200可以为手机、平板电脑、笔记本电脑以及可穿戴设备等。
本实施例图示以手机为例。该电子设备200的结构可以包括RF电路210、存储器220、输入单元230、显示单元240(即上述实施例中的显示屏组件20)、传感器250、音频电路260、wifi模块270、处理器280、电源290以及开关组件310等。其中，RF电路210、存储器220、输入单元230、显示单元240、传感器250、音频电路260、wifi模块270以及开关组件310分别与处理器280连接。电源290用于为整个电子设备200提供电能。
具体而言，RF电路210用于接发信号。存储器220用于存储数据指令信息。输入单元230用于输入信息，具体可以包括触控面板2301以及操作按键等其他输入设备2302。显示单元240则可以包括显示面板2401(即上述实施例中的显示模组30)等。传感器250包括红外传感器、激光传感器等，用于检测用户接近信号、距离信号等。扬声器2601以及传声器(或者麦克风，或者受话器组件)2602通过音频电路260与处理器280连接，用于接发声音信号。wifi模块270则用于接收和发射wifi信号。处理器280用于处理电子设备200的数据信息。开关组件310用于接收控制信号，对电子设备200进行控制。
以上所述仅为本申请的实施例，并非因此限制本申请的专利范围，凡是利用本申请说明书及附图内容所做的等效结构或等效流程变换，或直接或间接运用在其他相关的技术领域，均同理包括在本申请的专利保护范围内。

Claims (20)

  1. 一种显示模组，其中，包括像素层及位于所述像素层下方的驱动层；
    其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有沿列方向分布的第一栅极驱动电路以及分布在所述第一栅极驱动电路两侧的多个像素驱动电路，多个所述像素驱动电路呈阵列分布；
    多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的多个所述像素驱动电路通过同一扫描信号线与所述第一栅极驱动电路电连接；
    多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路所在的区域为所述显示模组的像素驱动区域，所述像素驱动区域在所述显示模组的显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内。
  2. 根据权利要求1所述的显示模组，其中，所述驱动层包括沿列方向划分且在行方向上宽度相同的多个子区域，每一所述子区域内设有一所述第一栅极驱动电路。
  3. 根据权利要求2所述的显示模组，其中，在每一所述子区域内，位于所述第一栅极驱动电路两侧的所述像素驱动电路的数量相同。
  4. 根据权利要求2或3所述的显示模组，其中，在同一所述子区域内的所述第一栅极驱动电路及位于同一行的多个所述像素驱动电路中，每一所述像素驱动电路在所述显示平面上的正投影面积，随着与所述第一栅极驱动电路的距离增大而减小，或，随着与所述第一栅极驱动电路的距离增大而增大。
  5. 根据权利要求1-3任一项所述的显示模组，其中，任一所述像素驱动电路在所述显示模组的显示平面上的正投影面积小于任一所述像素单元在所述显示模组的显示平面上的正投影面积。
  6. 根据权利要求1-3任一项所述的显示模组，其中，所述驱动层的边缘与所述显示区域边缘在垂直于所述显示平面的方向上齐平。
  7. 根据权利要求1-3任一项所述的显示模组，其中，所述驱动层在所述显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内。
  8. 根据权利要求1所述显示模组，其中，所述驱动层包括沿列方向划分的第一子区域和第二子区域，所述第一子区域的数量为至少一个，所述第二子区域的数量为多个，每一所述第一子区域内设有一所述第一栅极驱动电路；
    其中，位于所述第一子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积，较位于所述第二子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积小，或较位于所述第二子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积大。
  9. 根据权利要求1所述的显示模组，其中，所述驱动层还设有沿列方向分布的第二栅极驱动电路，多个所述像素驱动电路均位于所述第二栅极驱动电路的一侧，位于同一行的所述像素驱动电路通过同一所述扫描信号线与所述第二栅极驱动电路电连接；
    所述第二栅极驱动电路在所述显示平面的正投影的至少部分位于所述显示区域在所述显示平面的正投影内。
  10. 根据权利要求9所述的显示模组，其中，所述驱动层还设有沿列方向分布的第三栅极驱动电路，多个所述像素驱动电路均位于所述第二栅极驱动电路与所述第三栅极驱动电路之间，所述第二栅极驱动电路与所述第三栅极驱动电路分别与所述第一栅极驱动电路的距离相同，位于同一行的所述像素驱动电路通过同一所述扫描信号线与所述第二栅极驱动电路电连接，位于同一行的多个所述像素驱动电路被所述第一栅极驱动电路划分为两个数量相同的部分，所述第三栅极驱动电路在所述显示平面的正投影的至少部分位于所述显示区域在所述显示平面的正投影内。
  11. 根据权利要求1-3、8-10任一项所述的显示模组，其中，相对应的所述像素驱动电路与所述像素单元通过驱动走线电连接；
    其中，位于所述显示模组中的所有所述驱动走线，长度最大的所述驱动走线与长度最小的所述驱动走线的差值为第一预设阈值。
  12. 一种显示模组，其中，包括像素层及位于所述像素层下方的驱动层；
    其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有第一栅极驱动电路、第二栅极驱动电路以及多个像素驱动电路，所述第一栅极驱动电路和所述第二栅极驱动电路均沿列方向分布，所述多个像素驱动电路分布在所述第一栅极驱动电路两侧，且分布在所述第二栅极驱动电路的一侧；
    多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的每一所述像素驱动电路包括第一部分和第二部分，所述第一部分通过同一第一扫描信号线与所述第一栅极驱动电路电连接，所述第二部分通过同一第二扫描信号线与所述第二栅极驱动电路电连接；
    多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路均位于所述显示区域下方，任一所述像素驱动电路在所述显示区域的显示平面上的正投影面积小于任一所述像素单元在所述显示平面上的正投影面积；
    所述第二栅极驱动电路在所述显示平面的正投影的至少部分位于所述显示区域在所述显示平面的正投影内。
  13. 根据权利要求12所述的显示模组，其中，在位于同一行且分布在所述第一栅极驱动电路与第二栅极驱动电路之间的所有所述像素驱动电路中，电连接于所述第一栅极驱动电路的所述像素驱动电路的数量与电连接于所述第一栅极驱动电路的所述像素驱动电路的数量相同。
  14. 根据权利要求13所述的显示模组，其中，所述显示模组还包括沿列方向分布的第三栅极驱动电路，位于同一行的每一所述像素驱动电路还包括第三部分，所述第三部分通过同一第三扫描信号线与所述第三栅极驱动电路电连接，多个所述像素驱动电路均分布在所述第二栅极驱动电路与所述第三栅极驱动电路之间，所述第三栅极驱动电路在所述显示平面的正投影的至少部分位于所述显示区域在所述显示平面的正投影内。
  15. 根据权利要求14所述的显示模组，其中，所述第二栅极驱动电路及所述第三栅极驱动电路均与所述第一栅极驱动电路的距离相同，位于同一行的多个所述像素驱动电路被所述第一栅极驱动电路划分为两个数量相同的部分；
    在位于同一行且分布在所述第二栅极驱动电路与所述第一栅极驱动电路之间的多个所述像素驱动电路中，通过同一所述第一扫描信号线与所述第一栅极驱动电路电连接的所述像素驱动电路的数量，与通过同一所述第二扫描信号线与所述第二栅极驱动电路电连接的所述像素驱动电路的数量相同；
    在位于同一行且分布在所述第三栅极驱动电路与所述第一栅极驱动电路之间的多个所述像素驱动电路中，通过同一所述第一扫描信号线与所述第一栅极驱动电路电连接的所述像素驱动电路的数量，与通过同一所述第三扫描信号线与所述第三栅极驱动电路电连接的所述像素驱动电路的数量相同。
  16. 一种显示屏组件，其中，包括：
    显示模组，包括像素层及位于所述像素层下方的驱动层；其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有沿列方向分布的第一栅极驱动电路以及分布在所述第一栅极驱动电路两侧的多个像素驱动电路，多个所述像素驱动电路呈阵列分布；多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的多个所述像素驱动电路通过同一扫描信号线与所述第一栅极驱动电路电连接；多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路所在的区域为所述显示模组的像素驱动区域，所述像素驱动区域在所述显示模组的显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内；以及
    显示屏盖板，盖设在所述像素层远离所述驱动层的一侧。
  17. 根据权利要求16所述的显示屏组件，其中，任一所述像素驱动电路在所述显示模组的显示平面上的正投影面积小于任一所述像素单元在所述显示模组的显示平面上的正投影面积。
  18. 根据权利要求16所述的显示屏组件，其中，所述驱动层包括沿列方向划分的第一子区域和第二子区域，所述第一子区域的数量为至少一个，所述第二子区域的数量为多个，每一所述第一子区域内设有一所述第一栅极驱动电路；
    其中，位于所述第一子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积，较位于所述第二子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积小，或较位于所述第二子区域内的每一所述像素驱动电路在所述显示平面上的正投影面积大。
  19. 根据权利要求16所述的显示屏组件，其中，相对应的所述像素驱动电路与所述像素单元通过驱动走线电连接；
    其中，位于所述显示模组中的所有所述驱动走线，长度最大的所述驱动走线与长度最小的所述驱动走线的差值为第一预设阈值。
  20. 一种电子设备，其中，包括：
    壳体组件；以及
    显示屏组件，设置在所述壳体组件上，所述显示屏组件，包括：
    显示模组，包括像素层及位于所述像素层下方的驱动层；其中，所述像素层设有呈阵列分布的多个像素单元，所述驱动层设有沿列方向分布的第一栅极驱动电路以及分布在所述第一栅极驱动电路两侧的多个像素驱动电路，多个所述像素驱动电路呈阵列分布；多个所述像素驱动电路与多个所述像素单元一一对应电连接，位于同一行的多个所述像素驱动电路通过同一扫描信号线与所述第一栅极驱动电路电连接；多个所述像素单元发光形成所述显示模组的显示区域，多个所述像素驱动电路所在的区域为所述显示模组的像素驱动区域，所述像素驱动区域在所述显示模组的显示平面上的正投影位于所述显示区域在所述显示平面上的正投影内；以及
    显示屏盖板，盖设在所述像素层远离所述驱动层的一侧。
PCT/CN2022/122278 2021-10-29 2022-09-28 显示模组、显示屏组件及电子设备 WO2023071688A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202111275283.7 2021-10-29
CN202111275283.7A CN113920940A (zh) 2021-10-29 2021-10-29 显示模组、显示屏组件及电子设备

Publications (1)

Publication Number Publication Date
WO2023071688A1 true WO2023071688A1 (zh) 2023-05-04

Family

ID=79243928

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2022/122278 WO2023071688A1 (zh) 2021-10-29 2022-09-28 显示模组、显示屏组件及电子设备

Country Status (2)

Country Link
CN (1) CN113920940A (zh)
WO (1) WO2023071688A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113920940A (zh) * 2021-10-29 2022-01-11 Oppo广东移动通信有限公司 显示模组、显示屏组件及电子设备

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109192751A (zh) * 2017-06-29 2019-01-11 京东方科技集团股份有限公司 一种有机电致发光显示面板、其制作方法及显示装置
CN109671742A (zh) * 2018-12-06 2019-04-23 武汉华星光电半导体显示技术有限公司 Amoled显示面板
CN110416226A (zh) * 2019-07-29 2019-11-05 云谷（固安）科技有限公司 一种显示面板及其制作方法和显示装置
CN111430415A (zh) * 2020-03-31 2020-07-17 合肥京东方卓印科技有限公司 一种显示面板及显示装置
CN113539130A (zh) * 2021-07-19 2021-10-22 Oppo广东移动通信有限公司 显示模组和显示设备
CN113920940A (zh) * 2021-10-29 2022-01-11 Oppo广东移动通信有限公司 显示模组、显示屏组件及电子设备

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN206947350U (zh) * 2017-06-29 2018-01-30 京东方科技集团股份有限公司 一种有机电致发光显示面板及显示装置
CN107238958B (zh) * 2017-08-01 2024-02-02 惠科股份有限公司 一种显示面板及显示装置
CN110459175A (zh) * 2019-08-09 2019-11-15 武汉华星光电半导体显示技术有限公司 显示面板及显示装置
CN213752709U (zh) * 2020-11-17 2021-07-20 深圳市柔宇科技股份有限公司 阵列基板及显示装置
CN113140175B (zh) * 2021-04-07 2023-04-07 武汉华星光电技术有限公司 一种显示面板及显示装置

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109192751A (zh) * 2017-06-29 2019-01-11 京东方科技集团股份有限公司 一种有机电致发光显示面板、其制作方法及显示装置
CN109671742A (zh) * 2018-12-06 2019-04-23 武汉华星光电半导体显示技术有限公司 Amoled显示面板
CN110416226A (zh) * 2019-07-29 2019-11-05 云谷（固安）科技有限公司 一种显示面板及其制作方法和显示装置
CN111430415A (zh) * 2020-03-31 2020-07-17 合肥京东方卓印科技有限公司 一种显示面板及显示装置
CN113539130A (zh) * 2021-07-19 2021-10-22 Oppo广东移动通信有限公司 显示模组和显示设备
CN113920940A (zh) * 2021-10-29 2022-01-11 Oppo广东移动通信有限公司 显示模组、显示屏组件及电子设备

Also Published As

Publication number Publication date
CN113920940A (zh) 2022-01-11

Similar Documents

Publication Publication Date Title
US11538406B2 (en) Display substrate, display panel and spliced screen
US10192893B2 (en) Array substrate and display device
CN113571570B (zh) 显示面板及显示装置
CN111384108B (zh) 具有通孔的显示装置
US7808457B2 (en) Light emitting device and electronic appliance
US20130176196A1 (en) Light Emitting Device
US20230157094A1 (en) Display panel and display device
US10141525B2 (en) Light-emitting device, module, and electronic device
WO2021226817A1 (zh) 显示基板及显示装置
WO2023010696A1 (zh) 一种显示面板及显示装置
CN113437126B (zh) 显示模组和显示装置
US11776469B2 (en) Display apparatus and electronic device
US20230238392A1 (en) Array substrate and display panel
WO2023071688A1 (zh) 显示模组、显示屏组件及电子设备
US20230402467A1 (en) Array substrate, display panel and display apparatus
WO2021083007A1 (zh) 显示装置及电子设备
US20230133301A1 (en) Display panel and display device
CN101834199A (zh) 显示单元
WO2020155590A1 (zh) 显示面板、其制备方法及显示终端
WO2024109428A1 (zh) 显示面板及显示装置
EP4160691A1 (en) Tft substrate, display module, and electronic device
CN111477667B (zh) 显示模组、显示屏组件以及电子设备
CN110299082B (zh) 显示面板、显示组件、电子设备及其控制方法
US10784291B2 (en) Pixel array substrate
US20200219960A1 (en) Display apparatus and method of manufacturing the same

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 22885573

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE