WO2023040144A1 - 芯片封装结构及制备方法、半导体结构的封装方法 - Google Patents
芯片封装结构及制备方法、半导体结构的封装方法 Download PDFInfo
- Publication number
- WO2023040144A1 WO2023040144A1 PCT/CN2022/071277 CN2022071277W WO2023040144A1 WO 2023040144 A1 WO2023040144 A1 WO 2023040144A1 CN 2022071277 W CN2022071277 W CN 2022071277W WO 2023040144 A1 WO2023040144 A1 WO 2023040144A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- chip
- conductive
- insulating layer
- intermediate insulating
- packaging structure
- Prior art date
Links
- 238000004806 packaging method and process Methods 0.000 title claims abstract description 86
- 238000000034 method Methods 0.000 title claims abstract description 31
- 239000004065 semiconductor Substances 0.000 title claims abstract description 19
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 10
- 239000010410 layer Substances 0.000 claims abstract description 136
- 239000012790 adhesive layer Substances 0.000 claims abstract description 59
- 239000000758 substrate Substances 0.000 claims description 65
- 230000004308 accommodation Effects 0.000 claims description 34
- 238000003466 welding Methods 0.000 claims description 22
- 229910052751 metal Inorganic materials 0.000 claims description 12
- 239000002184 metal Substances 0.000 claims description 12
- 238000005476 soldering Methods 0.000 claims description 12
- 229910000679 solder Inorganic materials 0.000 claims description 5
- 239000004033 plastic Substances 0.000 claims description 4
- 238000005538 encapsulation Methods 0.000 claims description 2
- 238000000059 patterning Methods 0.000 claims description 2
- 239000000853 adhesive Substances 0.000 abstract description 29
- 230000001070 adhesive effect Effects 0.000 abstract description 29
- 230000000149 penetrating effect Effects 0.000 abstract 1
- 239000003292 glue Substances 0.000 description 37
- 238000010586 diagram Methods 0.000 description 11
- 239000000463 material Substances 0.000 description 5
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 4
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 230000009286 beneficial effect Effects 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- 238000012858 packaging process Methods 0.000 description 3
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 2
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 2
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 2
- 229910052782 aluminium Inorganic materials 0.000 description 2
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 229910052802 copper Inorganic materials 0.000 description 2
- 239000010949 copper Substances 0.000 description 2
- 238000001125 extrusion Methods 0.000 description 2
- 238000011049 filling Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 238000010438 heat treatment Methods 0.000 description 2
- 229910052759 nickel Inorganic materials 0.000 description 2
- 229920002120 photoresistant polymer Polymers 0.000 description 2
- 238000002360 preparation method Methods 0.000 description 2
- 229920005989 resin Polymers 0.000 description 2
- 239000011347 resin Substances 0.000 description 2
- 238000007789 sealing Methods 0.000 description 2
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 229910052709 silver Inorganic materials 0.000 description 2
- 239000004332 silver Substances 0.000 description 2
- 229910052719 titanium Inorganic materials 0.000 description 2
- 239000010936 titanium Substances 0.000 description 2
- 239000004642 Polyimide Substances 0.000 description 1
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 238000001312 dry etching Methods 0.000 description 1
- 238000009713 electroplating Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000011521 glass Substances 0.000 description 1
- 229920000591 gum Polymers 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 238000012536 packaging technology Methods 0.000 description 1
- 229920001721 polyimide Polymers 0.000 description 1
- 239000002861 polymer material Substances 0.000 description 1
- 230000000750 progressive effect Effects 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 229920003002 synthetic resin Polymers 0.000 description 1
- 239000000057 synthetic resin Substances 0.000 description 1
- 229920001187 thermosetting polymer Polymers 0.000 description 1
- 229910052718 tin Inorganic materials 0.000 description 1
- 238000001039 wet etching Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/563—Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3135—Double encapsulation or coating and encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L24/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L24/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
- H01L2224/118—Post-treatment of the bump connector
- H01L2224/11848—Thermal treatments, e.g. annealing, controlled cooling
- H01L2224/11849—Reflowing
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16238—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area protruding from the surface of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
- H01L2224/1712—Layout
- H01L2224/1713—Square or rectangular array
- H01L2224/17133—Square or rectangular array with a staggered arrangement, e.g. depopulated array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/171—Disposition
- H01L2224/1712—Layout
- H01L2224/17177—Combinations of arrays with different layouts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/17—Structure, shape, material or disposition of the bump connectors after the connecting process of a plurality of bump connectors
- H01L2224/1751—Function
- H01L2224/17515—Bump connectors having different functions
- H01L2224/17517—Bump connectors having different functions including bump connectors providing primarily mechanical support
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26122—Auxiliary members for layer connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
- H01L2224/26145—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
- H01L2224/26152—Auxiliary members for layer connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
- H01L2224/26175—Flow barriers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29016—Shape in side view
- H01L2224/29017—Shape in side view being non uniform along the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29016—Shape in side view
- H01L2224/29018—Shape in side view comprising protrusions or indentations
- H01L2224/29019—Shape in side view comprising protrusions or indentations at the bonding interface of the layer connector, i.e. on the surface of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
- H01L2224/32058—Shape in side view being non uniform along the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
- H01L2224/32059—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81053—Bonding environment
- H01L2224/81091—Under pressure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/81053—Bonding environment
- H01L2224/81095—Temperature settings
- H01L2224/81096—Transient conditions
- H01L2224/81097—Heating
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
- H01L2224/812—Applying energy for connecting
- H01L2224/81201—Compression bonding
- H01L2224/81203—Thermocompression bonding, e.g. diffusion bonding, pressure joining, thermocompression welding or solid-state welding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/95—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips
- H01L2224/97—Batch processes at chip-level, i.e. with connecting carried out on a plurality of singulated devices, i.e. on diced chips the devices being connected to a common substrate, e.g. interposer, said common substrate being separable into individual assemblies after connecting
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/37—Effects of the manufacturing process
- H01L2924/37001—Yield
Definitions
- the present application relates to the field of packaging technology, in particular to a chip packaging structure and a manufacturing method, and a semiconductor structure packaging method.
- the bump pitch of the chip is also getting smaller and smaller. The smaller it is, the smaller the capillary underfill process cannot be used to fill the inside of the chip to protect the electrode pads.
- thermocompression bonding process is generally used, firstly pre-coating the non-conductive adhesive on the substrate, and then flipping the semiconductor chip on the substrate and thermocompression bonding welding, in order to solve the difficulty of filling in the ordinary capillary underfill process and False welding and other problems.
- the non-conductive adhesive when the non-conductive adhesive is bonded by thermocompression, the non-conductive adhesive is likely to overflow the edge of the chip, resulting in a low yield rate of the chip.
- embodiments of the present application provide a chip packaging structure and manufacturing method, and a semiconductor structure packaging method, which can improve the yield rate of chips.
- the embodiment of the present application provides a chip packaging structure, which includes: a chip, an intermediate insulating layer disposed on the chip, and a non-conductive adhesive layer disposed on the intermediate insulating layer; There are a plurality of conductive protrusions, and each of the conductive protrusions penetrates the intermediate insulating layer; the intermediate insulating layer is provided with at least one set of accommodation holes, and the non-conductive adhesive layer fills the accommodation holes, so that the non-conductive A groove matching the accommodating hole is formed on the surface of the conductive adhesive layer away from the intermediate insulating layer.
- the chip packaging structure provided by the embodiment of the present application has at least the following advantages:
- the chip packaging structure provided in the embodiment of the present application, by providing an intermediate insulating layer on the chip, at least one set of accommodation holes is provided on the intermediate insulating layer, and when a non-conductive adhesive layer is formed on the intermediate insulating layer, the non-conductive adhesive layer and the Part of the non-conductive adhesive corresponding to each accommodation hole will fill the accommodation hole first, so that a groove matching the accommodation hole will be formed on the surface of the non-conductive adhesive layer away from the intermediate insulating layer, and the chip packaging structure will be non-conductive during the packaging process.
- Part of the non-conductive glue in the glue layer overflows the surface of the non-conductive glue layer under the first preset temperature and preset pressure and flows and fills into the groove, so that the part of the non-conductive glue overflowing the non-conductive glue layer can be avoided from chip
- the edge overflows which can improve the yield rate of the chip.
- the embodiment of the present application provides a method for preparing a chip packaging structure, which includes: providing a chip; forming an intermediate insulating layer on the chip; forming at least one set of accommodation holes and exposing the A plurality of depressions in the circuit layer of the chip; a plurality of conductive protrusions are formed in each of the depressions, wherein the end of the conductive protrusions away from the chip has a welding part, and the welding part is away from the conductive A curved arc surface on one side of the convex post; a non-conductive adhesive layer is formed on the intermediate insulating layer, and the non-conductive adhesive layer fills the receiving hole, so that the non-conductive adhesive is away from the surface of the intermediate insulating layer A groove matching the accommodating hole is formed on the top.
- an embodiment of the present application provides a semiconductor structure packaging method, which includes:
- a substrate is provided, and a plurality of pads are provided on the substrate; the chip packaging structure of the first aspect is provided, and the chip packaging structure has a plurality of conductive bumps corresponding to each pad; the chip packaging structure is flip-chip mounted on the on the substrate, so that each conductive bump on the chip packaging structure corresponds to each pad on the substrate; provide pressure equipment, and the pressure equipment is located above the chip packaging structure; the The pressure device provides a first preset temperature and a preset pressure to the chip package structure; so that each conductive bump on the chip package structure is bonded to and electrically connected to the corresponding pad on the substrate.
- the manufacturing method of the chip packaging structure and the packaging method of the semiconductor structure provided in the embodiments of the present application have the same beneficial effect as the chip packaging structure, and will not be described here.
- FIG. 1 is a schematic structural view of a chip package structure and a substrate after thermocompression bonding in the prior art
- FIG. 2 is a schematic structural diagram of a chip packaging structure in an embodiment of the present application.
- FIG. 3 is a schematic top view of the chip and the intermediate insulating layer in the embodiment of the present application.
- FIG. 4 is a schematic flow diagram of a method for preparing a chip packaging structure in an embodiment of the present application
- FIG. 5 is a schematic structural view of forming an intermediate insulating layer on a chip in an embodiment of the present application
- FIG. 6 is a schematic structural diagram of forming accommodation holes on the intermediate insulating layer in the embodiment of the present application.
- FIG. 7 is a schematic structural view of forming a mask layer on an intermediate insulating layer in an embodiment of the present application.
- FIG. 8 is a schematic structural diagram of a patterned mask layer in an embodiment of the present application.
- FIG. 9 is a schematic structural diagram of forming conductive protrusions in an embodiment of the present application.
- FIG. 10 is a schematic diagram of the structure of removing the mask layer in the embodiment of the present application.
- FIG. 11 is a schematic diagram of the structure of the conductive protrusion after reflow in the embodiment of the present application.
- FIG. 12 is a schematic flowchart of a packaging method for a semiconductor structure in another embodiment of the present application.
- FIG. 13 is a schematic structural diagram of the chip packaging structure and the substrate thermocompression bonding process in another embodiment of the present application.
- FIG. 14 is a schematic structural diagram of a chip package structure and a substrate after thermocompression bonding in another embodiment of the present application.
- FIG. 15 is a schematic structural diagram of a packaged chip formed after the chip and the substrate are packaged in another embodiment of the present application.
- the chip package structure 100 is provided with conductive bumps 104a, and the substrate 200 is provided with pads.
- a layer of non-conductive adhesive with a certain thickness is coated on it, so that when the chip package structure 100 is flip-chip mounted on the substrate 200 and bonded with the substrate 200 by thermocompression, the non-conductive adhesive fills the capillary on the substrate 200 to solve the problem that the bottom of the capillary cannot Filling into the inside of the chip 101 and soldering problems, however, when the chip package structure and the substrate are bonded by thermocompression, the non-conductive adhesive will overflow the side of the chip due to extrusion, resulting in a problem of low yield of the chip.
- the embodiment of the present application provides a chip packaging structure and a manufacturing method, and a packaging method of a semiconductor structure. Holes, when forming a non-conductive adhesive layer on the intermediate insulating layer, the non-conductive adhesive in the non-conductive adhesive layer corresponding to each accommodation hole will fill the accommodation holes first, so that the surface of the non-conductive adhesive layer away from the intermediate insulating layer will be A groove matching the receiving hole is formed.
- part of the non-conductive adhesive in the non-conductive adhesive layer overflows the surface of the non-conductive adhesive layer at the first preset temperature and preset pressure and flows and fills to the In this way, part of the non-conductive adhesive that overflows the non-conductive adhesive layer can be prevented from overflowing from the edge of the chip, thereby improving the yield rate of the chip.
- FIG. 2 is a schematic structural diagram of a chip packaging structure in an embodiment of the present application
- FIG. 3 is a schematic top view of a chip and an intermediate insulating layer in an embodiment of the present application.
- the chip packaging structure 100 includes: a chip 101 , an intermediate insulating layer 102 disposed on the chip 101 and a non-conductive adhesive layer 103 disposed on the intermediate insulating layer 102
- the chip 101 is provided with a plurality of conductive protrusions 104a, and each conductive protrusion 104a penetrates the intermediate insulating layer 102;
- the intermediate insulating layer 102 is provided with at least one set of accommodation holes 105, and the non-conductive adhesive layer 103 fills the accommodation holes 105, so that non-conductive A groove 1031 matching the receiving hole 105 is formed on the surface of the conductive adhesive layer 103 away from the intermediate insulating layer 102 .
- the non-conductive adhesive layer 103 when the non-conductive adhesive layer 103 is at the first preset temperature and preset pressure, part of the non-conductive adhesive has fluidity and will overflow the surface of the non-conductive adhesive layer 103, because the surface of the non-conductive adhesive layer 103 has groove 1031, therefore, when part of the non-conductive glue overflows the surface of the non-conductive glue layer 103, the overflowed non-conductive glue can flow on the surface of the non-conductive glue layer 103 to fill in the groove 1031, like this, can avoid non-conductive The glue overflows the edge of the chip, thereby improving the yield rate of the chip.
- the first preset temperature refers to the temperature at which the non-conductive adhesive can be converted from a solid state to a liquid state, so that the non-conductive adhesive has fluidity and cohesiveness; The pressure required for packaging such structures.
- the non-conductive adhesive layer 103 may be thermosetting resin, gum, synthetic resin, etc.
- the intermediate insulating layer 102 may be a photoresist layer, etc., which is not specifically limited in this embodiment.
- the chip packaging structure 100 when the chip packaging structure 100 is packaged with the substrate and other structures, under the first preset temperature and preset pressure of the non-conductive adhesive, part of the non-conductive adhesive will overflow the surface of the non-conductive adhesive layer 103, and the overflowed The non-conductive glue will flow into the groove 1031 on the surface of the non-conductive glue layer 103 , so that the non-conductive glue overflowing the non-conductive glue layer 103 can be prevented from overflowing from the edge of the chip 101 , thereby improving the yield of the chip 101 .
- the groove 1031 formed on the non-conductive adhesive layer 103 is used to accommodate part of the non-conductive adhesive overflowing from the surface of the non-conductive adhesive layer 103 , so as to prevent the overflowed non-conductive adhesive from overflowing from the edge of the chip 101 .
- the intermediate insulating layer 102 by disposing the intermediate insulating layer 102 on the chip 101, at least one set of receiving holes 105 is provided on the intermediate insulating layer 102, and when the non-conductive adhesive layer 103 is formed on the intermediate insulating layer 102, the non-conductive Parts of the non-conductive adhesive in the adhesive layer 103 corresponding to the receiving holes 105 will fill the receiving holes 105 first, so that grooves 1031 matching the receiving holes 105 will be formed on the surface of the non-conductive adhesive layer 103 away from the intermediate insulating layer 102 During the packaging process of the chip packaging structure 100, part of the non-conductive adhesive in the non-conductive adhesive layer 103 overflows the surface of the non-conductive adhesive layer 103 at a first preset temperature and a preset pressure and flows and fills into the groove 1031, so that , it can prevent part of the non-conductive adhesive overflowing from the non-conductive adhesive layer 103 from overflowing from the edge of the chip, thereby improving the yield rate of the chip.
- a plurality of conductive studs 104a form at least one set of conductive stud groups, and each conductive stud 104a is disposed on the chip 101 and electrically connected to the metal wiring layer 1011 in the chip 101, and The end of each conductive protrusion 104a far away from the chip 101 penetrates the intermediate insulating layer 102, so that the subsequent conductive protrusion 104a is welded to the pad on the substrate to achieve electrical conduction; in addition, the chip packaging structure also includes a plurality of supporting pillars 104b, a plurality of supporting pillars The pillars 104b form at least one group of supporting pillars, and the supporting pillars 104b are respectively arranged on the intermediate insulating layer 102 at intervals. It can be understood that when the chip packaging structure 100 is flip-chip mounted on the substrate, the supporting pillars 104b are mainly used to support the chip 101.
- the material of the conductive protrusion 104a includes one or a combination of tin, copper, aluminum, nickel, gold, silver, and titanium.
- a plurality of accommodating holes 105 are provided near the edges of the conductive posts 104a and supporting posts 104b, and a plurality of grooves 1031 matching the accommodating holes 105 are formed on the non-conductive adhesive layer 103.
- the non-conductive adhesive between each conductive post 104a and the supporting post 104b and the pad 201 on the substrate will be squeezed and overflowed, and the overflowed conductive adhesive will first fill the conductive post 104a and the supporting post 104a.
- the groove 1031 on the edge of the post 104b prevents the conductive glue from overflowing the edge of the chip 101 , thereby improving the yield of the chip 101 .
- the pattern formed by the arrangement of the conductive protrusions 104a in the group of conductive protrusions is different from the pattern formed by the arrangement of the supporting columns 104b in the group of supporting protrusions; rectangle, and the set of supporting columns forms a rectangle whose length direction extends along the second direction, wherein the first direction and the second direction may be perpendicular in a horizontal plane.
- each group of receiving holes 105 includes a first receiving hole 1051 and a second receiving hole 1052 connected, the first receiving hole 1051 is arranged on one side of the conductive boss group, and the second receiving hole 1052 is arranged on one side of the supporting column group
- first receiving hole 1051 is arranged on one side of the conductive boss group
- second receiving hole 1052 is arranged on one side of the supporting column group
- the pattern of the first accommodation hole 1051 can match the pattern of the arrangement of the conductive protrusions 104a in the conductive protrusion group, so that the grooves formed on the non-conductive adhesive layer 103 1031 also matches the arrangement pattern of the conductive boss group; the pattern of the second accommodation hole 1052 matches the arrangement pattern of each support pillar 104b in the support pillar group, so that the groove formed on the non-conductive adhesive layer 103 1031 also matches the pattern of the support column set.
- the conductive studs 104a in the conductive stud group are arranged to form a rectangle, therefore, the pattern of the first accommodation hole 1051 is also a rectangle matching the shape and size of the rectangle, and on the non-conductive adhesive layer 103
- the groove 1031 formed to match the first receiving hole 1051 is also rectangular, so as to better accommodate the non-conductive glue overflowing near the conductive boss group, and prevent the non-conductive glue from overflowing the edge of the chip 101; of course, When the support columns 104b in the support column group are arranged to form a rectangle, therefore, the pattern of the second accommodation hole 1052 is also a rectangle matching the shape and size of the rectangle, and the pattern formed on the non-conductive adhesive layer 103 is consistent with the second
- the matching groove 1031 of the accommodating hole 1052 is also rectangular, so as to better accommodate the non-conductive glue overflowing near the support column group and prevent the non-conductive glue from overflowing the edge of the chip 101 .
- the distance from the first accommodation hole 1051 to the edge of each conductive protrusion 104a corresponding to the first accommodation hole 1051 may be 9-11 ⁇ m.
- the distance from the edge of each conductive post 104a corresponding to the hole 1051 is 10 ⁇ m; in this way, the distance from the edge of the conductive post 104a to the groove 1031 formed on the non-conductive adhesive layer 103 and matched with the first receiving hole 1051 is also 9 ⁇ m.
- the overflowed non-conductive glue can be filled in the groove 1031, thereby preventing the non-conductive glue from overflowing the edge of the chip 101, thereby improving the chip 101 yield rate.
- the distance between the second accommodation hole 1052 and the edge of each support column 104b corresponding to the second accommodation hole 1052 can be 9-11 ⁇ m.
- the distance between the second accommodation hole 1052 and the edge of each support column 104b corresponding to the second accommodation hole 1052 The edge distance is 10 ⁇ m, so that the groove 1031 formed on the non-conductive adhesive layer 103 and matched with the second receiving hole 1052 is also 9-11 ⁇ m away from the edge of the support column 104b, so as to facilitate the contact with the support column 104b.
- the overflowed non-conductive glue can be filled in the groove 1031 , thereby preventing the non-conductive glue from overflowing the edge of the chip 101 , thereby improving the yield rate of the chip 101 .
- At least two groups of conductive post groups there are at least two groups of conductive post groups, at least two groups of conductive post groups are arranged at intervals on the chip 101, and one set of conductive post groups corresponds to a first receiving hole 1051; there are at least two sets of support post groups, and at least two sets of support posts
- the column groups are arranged at intervals on the chip 101, and a group of supporting column groups corresponds to a second accommodation hole 1052, so that the non-conductive adhesive layer 103 will form concave holes matching the first accommodation hole 1051 and the second accommodation hole 1052 respectively.
- the non-conductive glue overflowing near the conductive boss group is filled in the groove 1031 corresponding to the conductive boss group
- the non-conductive glue overflowing near the supporting pillar group is filled in the groove 1031 corresponding to the supporting pillar group In order to prevent the non-conductive glue from overflowing the edge of the chip 101, thereby improving the yield of the chip 101.
- the intermediate insulating layer 102 is provided with exhaust passages 106 communicating with the receiving holes 105, wherein one group of receiving holes 105 corresponds to one exhaust passage 106, and each exhaust passage 106 extends to the middle insulating layer 102. edges and communicate with the outside world.
- the sum of the projected areas of the receiving holes 105 on the intermediate insulating layer 102 is 3.5-4 times the sum of the projected areas of all the conductive protrusions 104 a and all the supporting posts 104 b on the chip packaging structure 100 on the intermediate insulating layer 102 .
- the projected area of the groove 1031 formed in the non-conductive adhesive layer 103 corresponding to the receiving hole 105 on the intermediate insulating layer 102 is the area of all the conductive bumps 104a and all the supporting columns on the chip 101 104b is 3.5 to 4 times of the projected area on the intermediate insulating layer 102, so that the accommodation of the groove 1031 to the non-conductive glue overflowing near the conductive protrusion 104a is increased, and the edge of the chip 101 is prevented from being overflowed by the non-conductive glue, thereby improving The yield rate of chip 101.
- the thickness of the intermediate insulating layer 102 is 4.5 ⁇ 5 ⁇ m, like this, can make the depth of the groove 1031 formed on the non-conductive adhesive layer 103 moderate, avoid the depth of the groove 1031 too deep and make the surface of the non-conductive adhesive layer 103 uneven , it can also avoid that the depth of the groove 1031 is too shallow so that part of the non-conductive glue overflows the edge of the chip 101 .
- the conductive post 104a and the support post 104b respectively include a conductive post 104 and a welding part 1041 disposed on the conductive post 104, wherein the conductive post 104 and the welding part 1041 on the metal wiring layer 1011 form a conductive post 104a, the conductive post 104a is electrically connected to the metal wiring layer 1011, and the conductive post 104 on the intermediate insulating layer and the welding part 1041 on the conductive post 104 form a support post 104b, which is mainly used to support devices such as chips.
- the conductive protrusions 104a and the supporting posts 104b can be formed through an integrated process, so as to reduce processing steps and reduce processing costs.
- the welding portion 1041 is an arcuate surface bent away from the conductive post 104 .
- the conductive post 104 a contacts and electrically conducts with pads on structures such as the substrate.
- the welding portion 1041 is a circular arc surface, or may be an elliptical arc surface, which is not specifically limited in this embodiment.
- FIG. 4 is a schematic flowchart of a method for manufacturing a chip packaging structure in an embodiment of the present application.
- the embodiment of the present application also provides a method for preparing a chip packaging structure, which includes:
- Step S101 providing a chip.
- the chip 101 includes a silicon substrate and a dielectric layer disposed on the silicon substrate.
- the dielectric layer has an opening exposing the silicon substrate.
- a conductive layer is formed in the opening.
- the dielectric layer includes polyimide or a polymer material. The dielectric layer can play the role of insulation and buffer to prevent damage to the chip 101 .
- Step S102 forming an intermediate insulating layer on the chip.
- an intermediate insulating layer 102 is formed on the dielectric layer and the opening, wherein the intermediate insulating layer 102 may be a photoresist layer formed by coating on the dielectric layer and the opening.
- Step S103 forming at least one set of receiving holes and a plurality of recesses exposing the metal wiring layer in the chip on the intermediate insulating layer.
- the intermediate insulating layer It specifically includes: patterning the intermediate insulating layer, and forming a first pattern group on the intermediate insulating layer.
- the second pattern group may also be formed on the intermediate insulating layer at the same time.
- the intermediate insulating layer 102 is removed according to the first pattern group to form at least one set of accommodating holes 105; the intermediate insulating layer 102 and part of the chip 101 are removed according to the second pattern group to expose the metal wiring layer in the chip 101, forming A plurality of depressions 1071 .
- the cross-sectional shape of the recess 1071 may match the cross-sectional shape of the corresponding conductive protrusion 104a.
- Step S104 forming a plurality of conductive protrusions in each recess, wherein the end of the conductive protrusion away from the chip has a welding part, and the welding part is an arc surface bent to the side away from the conductive protrusion.
- conductive protrusions and supporting columns in each depression which specifically include:
- a mask layer 107 is formed on the intermediate insulating layer 102 ; and the mask layer 107 is patterned.
- a part of the mask layer 107 can be removed by wet etching or dry etching, and the mask layer 107 corresponding to the recess 1071 is removed to expose the recess 1071.
- the metal wiring layer 1011 in the middle insulating layer 102 and remove part of the mask layer on the intermediate insulating layer 102 to expose part of the intermediate insulating layer, so as to form conductive pillars 104 in each recess 1071 and on the exposed intermediate insulating layer 102, and in each conductive
- One end of the post 104 away from the chip forms a soldering portion 1041, wherein the conductive post 104 in each recess 1071 and the soldering portion 1041 on the conductive post 104 form a conductive post 104a, and the conductive post 104 on the intermediate insulating layer 102 and the conductive post 104
- the welded portion 1041 on the top forms the support column 104b.
- the conductive post 104 and the welding part 1041 on the metal wiring layer 1011 are integrally formed with the conductive post 104 and the welding part 1041 on the intermediate insulating layer 102, that is, the conductive post 104a and the supporting post 104b is formed through an integral molding process.
- soldering portion 1041 may be formed at the end of the conductive pillar 104 away from the chip 101 by means of electroplating.
- the mask layer 107 is removed.
- the side of the soldering portion 1041 facing the conductive pillar 104 is reflowed so that the soldering portion 1041 forms an arc-shaped surface that bends away from the conductive pillar 104 .
- the arc-shaped surface may be a circular arc-shaped surface, or an elliptical arc-shaped surface, or the like.
- Step S105 Form a non-conductive adhesive layer on the intermediate insulating layer, the non-conductive adhesive layer fills the accommodation hole, so as to form a groove matching the accommodation hole on the surface of the non-conductive adhesive away from the intermediate insulating layer, the non-conductive adhesive is in the first Flow fills the groove at a preset temperature and a preset pressure.
- a non-conductive adhesive layer 103 is formed on the intermediate insulating layer 102, and the non-conductive adhesive will first fill the accommodation holes 105, therefore, on the non-conductive adhesive layer 103 corresponding to each accommodation hole 105, a corresponding accommodation hole 105 will be formed.
- the non-conductive glue between the conductive protrusion 104a and the substrate 200 and near it will be squeezed and overflow to the surroundings of the conductive protrusion 104a, overflowing
- the non-conductive glue will be filled into the groove 1031 near the edge of the conductive post 104a, so as to prevent the non-conductive glue from overflowing the edge of the chip 101, thereby improving the yield of the packaged chip 101.
- the semiconductor structure provided by the embodiment of the present application includes: a substrate 200 and the chip package structure 100 provided in the above-mentioned embodiments, wherein the chip package structure 100 includes a plurality of conductive bumps 104a arranged at intervals, and the substrate 200 There are a plurality of pads 201 corresponding to the conductive bumps 104a.
- each conductive bump 104a is soldered to the corresponding pads 201 and electrically connected.
- FIG. 12 is a schematic flowchart of a semiconductor structure packaging method in another embodiment of the present application.
- the embodiment of the present application also provides a semiconductor structure packaging method, the steps of which include:
- Step S201 providing a substrate on which a plurality of welding pads are provided.
- the material of the pad includes one or a combination of copper, aluminum, nickel, gold, silver, and titanium.
- the material of the substrate includes one or a combination of resin, silicon, glass, silicon oxide, ceramics, and metal.
- Step S202 Provide a chip packaging structure prepared by the method for preparing the chip packaging structure provided in the above embodiment, the chip packaging structure has a plurality of conductive bumps corresponding to each pad;
- Step S203 Flip-chip the chip package structure on the substrate, so that each conductive bump on the chip package structure corresponds to each pad on the substrate;
- Step S204 providing pressure equipment, the pressure equipment is located above the chip packaging structure;
- Step S205 The pressure device provides a first preset temperature and a preset pressure to the chip package structure; so that each conductive bump on the chip package structure is bonded to and electrically connected to the corresponding pad on the substrate.
- the pressure device 300 also heats the chip packaging structure 100 and the substrate 200 while providing pressure to the chip packaging structure 100 and the substrate 200, so that a thermocompression bond is achieved between the chip packaging structure 100 and the substrate 200. Combined pressure and temperature, so that the conductive bumps 104a on the chip packaging structure 100 are respectively soldered to the pads 201 and electrically connected.
- the heating temperature of the heating device on the chip 101 is 60°C-70°C; so that the first preset temperature between the chip packaging structure 100 and the substrate 200 reaches 240°C-250°C, and the preset pressure is 5 ⁇ 12N, bonding time is 3 ⁇ 5s.
- the pressure device 300 provides a first preset temperature and a preset pressure to the chip package structure 100, so that each conductive bump 104a on the chip package structure 100 is bonded to the corresponding pad 201 on the substrate 200.
- the chip packaging structure 100 and the substrate 200 are baked; on the baked substrate 200 and the chip packaging structure 100, a plastic sealing layer 500 wrapping the substrate 200 and the chip packaging structure 100 is formed; after the plastic sealing, the substrate 200 departs from Solder balls 400 are formed on the surface of the chip package structure 100; the substrate 200 is cut, the cut substrate 200, the corresponding solder balls 400 on the cut substrate 200, and the corresponding chip package structure 100 on the cut substrate 200 form a packaged package. chip.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Wire Bonding (AREA)
Abstract
本申请提供一种芯片封装结构及制备方法、半导体结构的封装方法,涉及半导体技术领域,解决芯片的良率低的技术问题,该芯片封装结构包括芯片、设置在芯片上的中间绝缘层和设置在中间绝缘层上的非导电胶层;所述芯片上设有多个导电凸柱,各所述导电凸柱贯穿中间绝缘层;中间绝缘层设有至少一组容纳孔,非导电胶层填充容纳孔,以使非导电胶层背离中间绝缘层的表面上形成有与容纳孔相匹配的凹槽;非导电胶层中的部分非导电胶在第一预设温度和预设压力下溢出非导电胶层并流动填充至凹槽内,以避免非导电胶溢出芯片边缘,从而提高了芯片的良率。
Description
本申请要求于2021年09月17日提交中国专利局、申请号为202111091950.6、申请名称为“芯片封装结构及制备方法、半导体结构的封装方法”的中国专利申请的优先权,其全部内部通过引用结合在本申请中。
本申请涉及封装技术领域,尤其涉及一种芯片封装结构及制备方法、半导体结构的封装方法。
芯片封装结构中随着输入/输出(input/output,I/O)引脚数量的增加,在芯片尺寸缩小或者缩小芯片尺寸的情况下,芯片的功能凸点的间距(bump pitch)也越来越小,导致采用普通的毛细管底部填充工艺无法填充到芯片内部以保护电极焊盘。
针对上述问题,一般采用热压键合工艺,先在基板上预涂覆非导电胶,然后在基板上倒装半导体芯片并热压键合焊接,以解决普通的毛细管底部填充工艺中填充困难以及虚焊等问题。
然而,非导电胶在热压键合时,非导电胶易溢出芯片的边缘,导致芯片的良率低。
发明内容
鉴于上述问题,本申请实施例提供一种芯片封装结构及制备方法、半导体结构的封装方法,能够提高芯片的良率。
为了实现上述目的,本申请实施例提供如下技术方案:
第一方面,本申请实施例提供一种芯片封装结构,其包括:芯片、设置在所述芯片上的中间绝缘层和设置在所述中间绝缘层上的非导电胶层;所述芯片上设有多个导电凸柱,各所述导电凸柱贯穿所述中间绝缘层;所述中间绝缘层设有至少一组容纳孔,所述非导电胶层填充所述容纳孔,以使所述非导电胶层背离所述中间绝缘层的表面上形成有与所述容纳孔相匹配的凹槽。
与相关技术相比,本申请实施例提供的芯片封装结构,至少具有如下优点:
本申请实施例提供的芯片封装结构中,通过在芯片上设置中间绝缘层,中间绝缘层上设有至少一组容纳孔,在中间绝缘层上形成非导电胶层时,非导电胶层中与各容纳孔相对应的部分非导电胶会先填充容纳孔,这样,非导电胶层背离中间绝缘层的表面上会形成与容纳孔相匹配的凹槽,芯片封装结构在封装过程中,非导电胶层中的部分非导电胶在第一预设温度和预设压力下溢出非导电胶层的表面并流动填充至凹槽内,这样,可以避免溢出非导电胶层的部分非导电胶从芯片的边缘溢出,从而能够提高芯片的良率。
第二方面,本申请实施例提供一种芯片封装结构的制备方法,其包括:提供芯片;在所述芯片上形成中间绝缘层;在所述中间绝缘层上形成至少一组容纳孔和暴露所述芯片中电路层的多个凹陷;在各所述凹陷中形成多个导电凸柱,其中,所述导电凸柱远离所述 芯片的一端具有焊接部,所述焊接部为向远离所述导电凸柱一侧弯曲的弧形面;在所述中间绝缘层上形成非导电胶层,所述非导电胶层填充所述容纳孔,以在所述非导电胶背离所述中间绝缘层的表面上形成与所述容纳孔相匹配的凹槽。
第三方面,本申请实施例提供一种半导体结构的封装方法,其包括:
提供一基板,基板上设有多个焊盘;提供第一方面的芯片封装结构,所述芯片封装结构具有多个与各焊盘相对应的导电凸柱;将所述芯片封装结构倒装在所述基板上,以使所述芯片封装结构上的各导电凸柱与所述基板上的各焊盘一一对应;提供压力设备,所述压力设备位于所述芯片封装结构的上方;所述压力设备向所述芯片封装结构提供第一预设温度和预设压力;以使所述芯片封装结构上的各导电凸柱与其对应的所述基板上的所述焊盘键合并电导通。
本申请实施例提供的芯片封装结构的制备方法、半导体结构的封装方法具有与芯片封装结构相同的有益效果,在此,不再一一进行赘述。
除了上面所描述的本申请实施例解决的技术问题、构成技术方案的技术特征以及由这些技术方案的技术特征所带来的有益效果外,本申请实施例提供的芯片封装结构及制备方法、半导体结构的封装方法所能解决的其他技术问题、技术方案中包含的其他技术特征以及这些技术特征带来的有益效果,将在具体实施方式中作出进一步详细的说明。
为了更清楚地说明本申请实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作一简单地介绍,显而易见地,下面描述中的附图是本申请的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。
图1为现有技术中芯片封装结构和基板热压键合后的结构示意图;
图2为本申请实施例中芯片封装结构的结构示意图;
图3为本申请实施例中芯片和中间绝缘层的俯视示意图;
图4为本申请实施例中芯片封装结构的制备方法的流程示意图;
图5为本申请实施例中在芯片上形成中间绝缘层的结构示意图;
图6为本申请实施例中在中间绝缘层上形成容纳孔的结构示意图;
图7为本申请实施例中在中间绝缘层上形成掩膜层的结构示意图;
图8为本申请实施例中图案化掩膜层的结构示意图;
图9为本申请实施例中形成导电凸柱的结构示意图;
图10为本申请实施例中去除掩膜层的结构示意图;
图11为本申请实施例中对导电凸柱回流后的结构示意图;
图12为本申请另一实施例中半导体结构的封装方法的流程示意图;
图13为本申请另一实施例中芯片封装结构和基板热压键合过程中的结构示意图;
图14为本申请另一实施例中芯片封装结构和基板热压键合后的结构示意图;
图15为本申请另一实施例中芯片和基板封装后形成封装后的芯片的结构示意图。
附图标记:
100-芯片封装结构; 101-芯片;
1011-金属布线层; 102-中间绝缘层;
103-非导电胶层; 1031-凹槽;
104-导电柱; 1041-焊接部;
104a-导电凸柱; 104b-支撑柱;
105-容纳孔; 1051-第一容纳孔;
1052-第二容纳孔; 106-排气通道;
107-掩膜层; 1071-凹陷;
200-基板; 201-焊盘;
300-压力设备; 400-焊球;
500-塑封层。
在相关技术中,如图1所示,芯片封装结构100上设有导电凸柱104a,基板200上设有焊盘,当芯片封装结构100和基板200热压键合时,通常先在基板200上涂覆一层一定厚度的非导电胶,这样,当芯片封装结构100倒装在基板200上并与基板200热压键合时,非导电胶填充基板200上的毛细管,以解决毛细管底部无法填充到芯片101内部以及虚焊的问题,然而,当芯片封装结构和基板通过热压键合时,非导电胶会因受挤压而溢出芯片的侧面,导致芯片的良率低的问题。
为了解决上述问题,本申请实施例提供一种芯片封装结构及制备方法、半导体结构的封装方法,在芯片封装结构中,通过在芯片上设置中间绝缘层,中间绝缘层上设有至少一组容纳孔,在中间绝缘层上形成非导电胶层时,非导电胶层中与各容纳孔相对应的部分非导电胶会先填充容纳孔,这样,非导电胶层背离中间绝缘层的表面上会形成与容纳孔相匹配的凹槽,芯片封装结构在封装过程中,非导电胶层中的部分非导电胶在第一预设温度和预设压力下溢出非导电胶层的表面并流动填充至凹槽内,这样,可以避免溢出非导电胶层的部分非导电胶从芯片的边缘溢出,从而能够提高芯片的良率。
为了使本申请实施例的上述目的、特征和优点能够更加明显易懂,下面将结合本申请实施例中的附图,对本申请实施例中的技术方案进行清楚、完整地描述。显然,所描述的实施例仅仅是本申请的一部分实施例,而不是全部的实施例。基于本申请中的实施例,本领域普通技术人员在没有作出创造性劳动的前提下所获得的所有其它实施例,均属于本申请保护的范围。
图2为本申请实施例中芯片封装结构的结构示意图;图3为本申请实施例中芯片和中间绝缘层的俯视示意图。
如图2和图3所示,本申请实施例提供的芯片封装结构100,其包括:芯片101、设置在芯片101上的中间绝缘层102和设置在中间绝缘层102上的非导电胶层103;芯片101上设有多个导电凸柱104a,各导电凸柱104a贯穿中间绝缘层102;中间绝缘层102设有至少一组容纳孔105,非导电胶层103填充容纳孔105,以使非导电胶层103背离中间绝缘层102的表面上形成有与容纳孔105相匹配的凹槽1031。
可以理解的是,当非导电胶层103在第一预设温度和预设压力下,部分非导电胶具有流动性,会溢出非导电胶层103的表面,由于非导电胶层103的表面具有凹槽1031,因此,当部分非导电胶溢出非导电胶层103的表面时,溢出的非导电胶会在非导电胶层103的表面流动以填充至凹槽1031内,这样,可以避免非导电胶溢出芯片的边缘,从而提高芯片的良率。
其中,第一预设温度指的是能够使非导电胶由固态转换为液态的温度,以使非导电胶具有流动性和粘结性;而预设压力指的是芯片封装结构100在与基板等结构进行封装时所需的压力。
示例性的,非导电胶层103可以是热固性树脂、树胶、合成树脂等,而中间绝缘层102可以光刻胶层等,对此,本实施例不做具体限制。
在具体实现时,当将芯片封装结构100与基板等结构进行封装时,非导电胶在第一预设温度和预设压力下,部分非导电胶会溢出非导电胶层103的表面,溢出的非导 电胶会流动至非导电胶层103表面上的凹槽1031内,这样,可以避免溢出非导电胶层103的非导电胶从芯片101的边缘溢出,从而能够提高芯片101的良率。
可以理解的是,非导电胶层103上形成的凹槽1031是用于收容溢出非导电胶层103表面的部分非导电胶,避免溢出的非导电胶从芯片101的边缘溢出。
因此,在本申请实施例中,通过在芯片101上设置中间绝缘层102,中间绝缘层102上设有至少一组容纳孔105,在中间绝缘层102上形成非导电胶层103时,非导电胶层103中与各容纳孔105相对应的部分非导电胶会先填充容纳孔105,这样,非导电胶层103背离中间绝缘层102的表面上会形成与容纳孔105相匹配的凹槽1031,芯片封装结构100在封装过程中,非导电胶层103中的部分非导电胶在第一预设温度和预设压力下溢出非导电胶层103的表面并流动填充至凹槽1031内,这样,可以避免溢出非导电胶层103的部分非导电胶从芯片的边缘溢出,从而能够提高芯片的良率。
继续参见图2和图3所示,多个导电凸柱104a形成至少一组导电凸柱组,且各导电凸柱104a设置在芯片101上并与芯片101中的金属布线层1011电连接,而各导电凸柱104a远离芯片101的一端贯穿中间绝缘层102,以便后续导电凸柱104a与基板上的焊盘焊接以实现电导通;另外,芯片封装结构还包括多个支撑柱104b,多个支撑柱104b形成至少一组支撑柱组,且各支撑柱104b分别间隔设置在中间绝缘层102上,可以理解的是,当芯片封装结构100倒装在基板上时,支撑柱104b主要用于支撑芯片101。
可以理解的是,导电凸柱104a的材质包括锡、铜、铝、镍、金、银、钛中的一种或者几种的组合。
在靠近导电凸柱104a和支撑柱104b的边缘设置有多组容纳孔105,在非导电胶层103上形成多个与容纳孔105相匹配的凹槽1031,当芯片封装结构100受到预设挤压力时,各导电凸柱104a以及支撑柱104b与基板等结构上的焊盘201之间的非导电胶会受挤压溢出,而该溢出的导电胶会先填充在导电凸柱104a和支撑柱104b边缘的凹槽1031内,从而避免导电胶溢出芯片101的边缘,进而提高芯片101的良率。
其中,导电凸柱组中各导电凸柱104a排布形成的图案,与支凸柱组中各支撑柱104b排布形成的图案不同;例如,导电凸柱组形成长度方向沿第一方向延伸的矩形,而支撑柱组形成长度方向沿第二方向延伸的矩形,其中,第一方向和第二方向可以在水平面内垂直。
而每组容纳孔105包括相连通的第一容纳孔1051和第二容纳孔1052,第一容纳孔1051设置于导电凸柱组的一侧,第二容纳孔1052设置于支撑柱组的一侧,这样,在非导电胶层103上分别与第一容纳孔1051和第二容纳孔1052相对应的位置处,会形成分别与第一容纳孔1051和第二容纳孔1052相匹配的凹槽1031,当芯片封装结构100与基板进行封装时,导电凸柱组附近的凹槽1031可以收容导电凸柱组附近因挤压溢出的非导电胶,支撑柱组附近的凹槽1031可以收容支撑柱组附近因挤压溢出的非导电胶,从而避免非导电胶溢出芯片101边缘,进而提高芯片101的良率。
优选的,继续参照图10所示,第一容纳孔1051的图案可以与导电凸柱组中各导电凸柱104a排布的图案相匹配,这样,在非导电胶层103上的形成的凹槽1031也与导电凸柱组的排布图案相匹配;第二容纳孔1052的图案与支撑柱组中各支撑柱104b排布的图案相匹配,这样,在非导电胶层103上形成的凹槽1031也与支撑柱组的排布图案相匹配。
示例性的,导电凸柱组中的各导电凸柱104a排布形成矩形,因此,第一容纳孔1051的图案也为与该矩形的形状和大小相匹配的矩形,在非导电胶层103上形成的与第一容纳孔1051相匹配的凹槽1031也为矩形,以便于能够更好的将导电凸柱组附近溢出的非导电胶进行收容,避免非导电胶溢出芯片101的边缘;当然,当支撑柱组中 的各支撑柱104b排布形成矩形,因此,第二容纳孔1052的图案也为与该矩形的形状和大小相匹配的矩形,在非导电胶层103上形成的与第二容纳孔1052相匹配的凹槽1031也为矩形,以便于能够更好的将支撑柱组附近溢出的非导电胶进行收容,避免非导电胶溢出芯片101的边缘。
在本申请实施例中,第一容纳孔1051至与第一容纳孔1051相对应的各导电凸柱104a的边缘的距离可以为9~11μm,优选的,第一容纳孔1051至与第一容纳孔1051相对应的各导电凸柱104a的边缘的距离为10μm;这样,在非导电胶层103上形成的与第一容纳孔1051相匹配的凹槽1031距离导电凸柱104a的边缘也为9~11μm,以便于与导电凸柱104a相对应的非导电胶在受挤压溢出时,溢出的非导电胶能够填充在凹槽1031内,从而避免非导电胶溢出芯片101边缘,进而提高芯片101的良率。
第二容纳孔1052至第二容纳孔1052相对应的各支撑柱104b的边缘的距离可以为9~11μm,优选的,第二容纳孔1052至第二容纳孔1052相对应的各支撑柱104b的边缘的距离为10μm,这样,在非导电胶层103上形成的与第二容纳孔1052相匹配的凹槽1031距离支撑柱104b的边缘也为9~11μm,以便于与支撑柱104b相对应的非导电胶在受挤压溢出时,溢出的非导电胶能够填充在凹槽1031内,从而避免非导电胶溢出芯片101边缘,进而提高芯片101的良率。
导电凸柱组为至少两组,至少两组导电凸柱组在芯片101上间隔排布,一组导电凸柱组对应一个第一容纳孔1051;支撑柱组为至少两组,至少两组支撑柱组在芯片101上间隔排布,一组支撑柱组对应一个第二容纳孔1052,这样,非导电胶层103上会形成分别与第一容纳孔1051和第二容纳孔1052相匹配的凹槽1031,导电凸柱组附近溢出的非导电胶则填充在与导电凸柱组对应的凹槽1031内,而支撑柱组附近溢出的非导电胶则填充在与支撑柱组对应的凹槽1031内,以避免非导电胶溢出芯片101边缘,从而提高芯片101良率。
继续参见图3所示,中间绝缘层102设有与容纳孔105连通的排气通道106,其中,一组容纳孔105对应一个排气通道106,各排气通道106延伸至中间绝缘层102的边缘并与外界连通。
通过在中间绝缘层102中设置与容纳孔105连通的排气通道106,这样,非导电胶层103在形成时或者芯片封装结构100与基板封装时,容纳孔105中的空气以及非导电胶中的气泡可以从排气通道106中排出。
容纳孔105在中间绝缘层102上投影的面积之和,为芯片封装结构100上所有的导电凸柱104a和所有的支撑柱104b在中间绝缘层102上投影的面积之和的3.5~4倍。
可以理解的是,在非导电胶层103中形成的与容纳孔105相对应的凹槽1031的面积在中间绝缘层102上投影的面积,为芯片101上所有导电凸柱104a和所有的支撑柱104b在中间绝缘层102上投影面积的3.5~4倍,这样,增大了凹槽1031对导电凸柱104a附近溢出的非导电胶的收容性,避免非导电胶溢出芯片101的边缘,从而提高芯片101的良率。
中间绝缘层102的厚度为4.5~5μm,这样,可以使在非导电胶层103上形成的凹槽1031的深度适中,避免凹槽1031的深度太深而使非导电胶层103的表面凸凹不平,也可以避免凹槽1031的深度太浅而导致部分非导电胶溢出芯片101边缘。
可以理解的是,导电凸柱104a和支撑柱104b分别包括导电柱104和设置在导电柱104上的焊接部1041,其中,位于金属布线层1011上的导电柱104和焊接部1041形成导电凸柱104a,导电凸柱104a与金属布线层1011电连接,而位于中间绝缘层上的导电柱104和位于导电柱104上的焊接部1041形成支撑柱104b,主要用于支撑芯片等器件。
可以理解的是,导电凸柱104a和支撑柱104b可以通过一体工艺形成,以减少加工工序,降低加工成本。
其中,焊接部1041为向远离导电柱104一侧弯曲的弧形面,通过将焊接部1041设置为弧形面,以便于导电凸柱104a与基板等结构上的焊盘抵接并电导通。
可以理解的是,焊接部1041为圆弧形面,也可以为椭圆形弧形面,对此,本实施例不做具体限制。
图4为本申请实施例中芯片封装结构的制备方法的流程示意图。
如图4所示,本申请实施例还提供一种芯片封装结构的制备方法,其包括:
步骤S101:提供芯片。
如图5所示,芯片101包括硅基底和设置在硅基底上的介质层,介质层上具有暴露硅基底的开口,开口中形成有导电层,介质层包括聚酰亚胺或高分子材料,介质层能够起到绝缘、缓冲的作用,避免芯片101受损。
步骤S102:在芯片上形成中间绝缘层。
继续参见图5所示,在介质层和开口上形成有中间绝缘层102,其中,中间绝缘层102可以是通过在介质层和开口上通过涂布的方式形成的光刻胶层。
步骤S103:在中间绝缘层上形成至少一组容纳孔和暴露芯片中金属布线层的多个凹陷。
其具体包括:图案化中间绝缘层,在中间绝缘层上形成第一图案组。另外,还可以同时在中间绝缘层上形成第二图案组。
如图6所示,按照第一图案组去除中间绝缘层102,形成至少一组容纳孔105;按照第二图案组去除中间绝缘层102和部分芯片101,暴露芯片101中的金属布线层,形成多个凹陷1071。
其中,凹陷1071的截面形状可以与其对应的导电凸柱104a的截面形状相匹配。
步骤S104:在各凹陷中形成多个导电凸柱,其中,导电凸柱远离芯片的一端具有焊接部,焊接部为向远离导电凸柱的一侧弯曲的弧形面。
在中间绝缘层上形成多个凹陷后,在各凹陷中形成导电凸柱和支撑柱,其具体包括:
如图7所示,在中间绝缘层102上形成掩膜层107;并图案化掩膜层107。
如图8所示,根据图案化的掩膜层107,可采用湿法刻蚀或者干法刻蚀的方式去除部分掩膜层107,去除与凹陷1071对应的掩膜层107,以暴露凹陷1071中的金属布线层1011,且去除中间绝缘层102上的部分掩膜层,以暴露部分中间绝缘层,以在各凹陷1071中和在暴露的中间绝缘层102上形成导电柱104,在各导电柱104远离芯片的一端形成焊接部1041,其中,各凹陷1071中的导电柱104和导电柱104上的焊接部1041形成导电凸柱104a,而中间绝缘层102上的导电柱104和导电柱104上的焊接部1041形成支撑柱104b。
可以理解的是,金属布线层1011上的导电柱104和焊接部1041,与中间绝缘层102上的导电柱104和焊接部1041是通过一体成型的方式形成的,即导电凸柱104a和支撑柱104b是通过一体成型的工艺形成的。
如图9所示,可以理解的是,可通过电镀的方式在导电柱104远离芯片101的一端形成有焊接部1041。
如图10所示,当在各凹陷1071中形成导电凸柱104a和支撑柱104b之后,去除掩膜层107。
如图11所示,在第二预设温度下,使焊接部1041朝向导电柱104的一侧回流,以使焊接部1041形成向远离导电柱104的一侧弯曲的弧形面。其中,该弧形面可以是圆弧形面,或者椭圆形弧形面等。
步骤S105:在中间绝缘层上形成非导电胶层,非导电胶层填充容纳孔,以在非导电胶背离中间绝缘层的表面上形成与容纳孔相匹配的凹槽,非导电胶在第一预设温度和预设压力下流动填充凹槽。
如图2所示,在中间绝缘层102上形成非导电胶层103,非导电胶会先填充容纳 孔105,因此,在各容纳孔105对应的非导电胶层103上会形成与容纳孔105相匹配的凹槽1031,这样,当芯片封装结构100与基板进行封装时,导电凸柱104a与基板200之间以及附近的非导电胶会受挤压而向导电凸柱104a的四周溢出,溢出的非导电胶会填充至靠近导电凸柱104a边缘的凹槽1031内,从而避免非导电胶溢出芯片101的边缘,进而提高封装后芯片101的良率。
如图14所示,本申请实施例提供的半导体结构包括:基板200和上述实施例中提供的芯片封装结构100,其中,芯片封装结构100包括多个间隔设置的导电凸柱104a,基板200上设有多个与各导电凸柱104a相对应的焊盘201,当芯片封装结构100位于基板200上与基板200封装时,各导电凸柱104a与其对应的焊盘201焊接并电导通。
图12为本申请另一实施例中半导体结构的封装方法的流程示意图。
如图12所示,本申请实施例还提供的半导体结构的封装方法,其步骤包括:
步骤S201:提供一基板,基板上设有多个焊盘。
其中,焊盘的材质包括铜、铝、镍、金、银、钛中的一种或者几种组合。基板的材质包括树脂、硅、玻璃、氧化硅、陶瓷、金属中的一种或者几种组合。
步骤S202:提供如上述实施例中提供的芯片封装结构的制备方法制备的芯片封装结构,芯片封装结构具有多个与各焊盘相对应的导电凸柱;
步骤S203:将芯片封装结构倒装在基板上,以使芯片封装结构上的各导电凸柱与基板上的各焊盘一一对应;
步骤S204:提供压力设备,压力设备位于芯片封装结构的上方;
步骤S205:压力设备向芯片封装结构提供第一预设温度和预设压力;以使芯片封装结构上的各导电凸柱与其对应的基板上的焊盘键合并电导通。
如图13和图14所示,压力设备300在向芯片封装结构100和基板200提供压力的同时还加热芯片封装结构100和基板200,以使芯片封装结构100和基板200之间达到热压键合的压力和温度,从而时芯片封装结构100上的导电凸柱104a分别与各焊盘201焊接并电导通。
可以理解的是,芯片101上的加热设备自身的加热温度为60℃~70℃;以使芯片封装结构100与基板200之间的第一预设温度达到240℃~250℃,预设压力为5~12N,键合时间为3~5s。
如图15所示,压力设备300向芯片封装结构100提供第一预设温度和预设压力,以使芯片封装结构100上的各导电凸柱104a与其对应的基板200上的焊盘201键合并电导通之后,对芯片封装结构100和基板200进行烘烤;对烘烤后的基板200和芯片封装结构100上形成包裹基板200和芯片封装结构100的塑封层500;在塑封后的基板200背离芯片封装结构100的表面上形成焊球400;切割基板200,切割后的基板200、切割后的基板200上对应的焊球400以及切割后的基板200上对应的芯片封装结构100形成封装后的芯片。
上述实施例提供的芯片封装结构的制备方法、半导体结构、半导体结构的封装方法的有益效果与芯片封装结构具有相同的有益效果,在此,不再一一进行赘述。
本说明书中各实施例或实施方式采用递进的方式描述,每个实施例重点说明的都是与其他实施例的不同之处,各个实施例之间相同相似部分相互参见即可。
在本说明书的描述中,参考术语“一个实施方式”、“一些实施方式”、“示意性实施方式”、“示例”、“具体示例”、或“一些示例”等的描述意指结合实施方式或示例描述的具体特征、结构、材料或者特点包含于本申请的至少一个实施方式或示例中。在本说明书中,对上述术语的示意性表述不一定指的是相同的实施方式或示例。而且,描述的具体特征、结构、材料或者特点可以在任何的一个或多个实施方式或示例中以合适的方式结合。
最后应说明的是:以上各实施例仅用以说明本申请的技术方案,而非对其限制;尽管参照前述各实施例对本申请进行了详细的说明,本领域的普通技术人员应当理解:其依然可以对前述各实施例所记载的技术方案进行修改,或者对其中部分或者全部技术特征进行等同替换;而这些修改或者替换,并不使相应技术方案的本质脱离本申请各实施例技术方案的范围。
Claims (15)
- 一种芯片封装结构,包括:芯片、设置在所述芯片上的中间绝缘层和设置在所述中间绝缘层上的非导电胶层;所述芯片上设有多个导电凸柱,各所述导电凸柱贯穿所述中间绝缘层;所述中间绝缘层设有至少一组容纳孔,所述非导电胶层填充所述容纳孔,以使所述非导电胶层背离所述中间绝缘层的表面上形成有与所述容纳孔相匹配的凹槽。
- 根据权利要求1所述的芯片封装结构,其中,所述芯片封装结构还包括多个支撑柱;多个所述支撑柱形成至少一组支撑柱组,且各所述支撑柱分别间隔设置在所述中间绝缘层上;多个导电凸柱形成至少一组导电凸柱组,所述导电凸柱组中的各所述导电凸柱排布形成的图案,与所述支撑柱组中各所述支撑柱排布形成的图案不同。
- 根据权利要求2所述的芯片封装结构,其中,所述容纳孔包括相连通的第一容纳孔和第二容纳孔,所述第一容纳孔设置于所述导电凸柱组一侧,所述第二容纳孔设置于所述支撑柱组一侧。
- 根据权利要求3所述的芯片封装结构,其中,所述第一容纳孔的图案与所述导电凸柱组中各所述导电凸柱的排布图案相匹配;所述第二容纳孔的图案与所述支撑柱组中各所述支撑柱的排布图案相匹配。
- 根据权利要求4所述的芯片封装结构,其中,所述导电凸柱组为至少两组,至少两组所述导电凸柱组在所述芯片上间隔排布,一组所述导电凸柱组对应一个所述第一容纳孔。
- 根据权利要求4所述的芯片封装结构,其中,所述支撑柱组为至少两组,至少两组所述支撑柱组在所述中间绝缘层上间隔排布,一组所述支撑柱组对应一个所述第二容纳孔。
- 根据权利要求2-6中任一项所述的芯片封装结构,其中,所述中间绝缘层设有与每组所述容纳孔连通的排气通道,其中,一组所述容纳孔对应一个所述排气通道,各所述排气通道延伸至所述中间绝缘层的边缘并与外界连通。
- 根据权利要求7所述的芯片封装结构,其中,所述容纳孔在所述中间绝缘层上投影的面积之和,为多个所述导电凸柱和多个所述支撑柱在所述中间绝缘层上投影的面积之和的3.5~4倍。
- 根据权利要求1所述的芯片封装结构,其中,所述导电凸柱远离所述芯片的一端设有焊接部,所述焊接部为弧形面。
- 一种芯片封装结构的制备方法,包括:提供芯片;在所述芯片上形成中间绝缘层;在所述中间绝缘层上形成至少一组容纳孔和暴露所述芯片中金属布线层的多个凹陷;在各所述凹陷中形成多个导电凸柱,其中,所述导电凸柱远离所述芯片的一端具有焊接部,所述焊接部为向远离所述导电凸柱一侧弯曲的弧形面;在所述中间绝缘层上形成非导电胶层,所述非导电胶层填充所述容纳孔,以在所述非导电胶层背离所述中间绝缘层的表面上形成与所述容纳孔相匹配的凹槽。
- 根据权利要求10所述的芯片封装结构的制备方法,其中,在所述中间绝缘层上形成至少一组容纳孔和暴露所述芯片中电路层的多个凹陷,具体包括:图案化所述中间绝缘层,在所述中间绝缘层上形成第一图案组和第二图案组;按照所述第一图案组去除所述中间绝缘层,形成至少一组所述容纳孔;按照所述第二图案组去除所述中间绝缘层和部分所述芯片,暴露所述芯片中的金属布线层,形成多个所 述凹陷。
- 根据权利要求11所述的芯片封装结构的制备方法,其中,按照所述第一图案组去除所述中间绝缘层,形成至少一组所述容纳孔;按照所述第二图案组去除所述中间绝缘层和部分所述芯片,暴露所述芯片中的所述金属布线层,形成多个所述凹陷之后,包括:在各所述凹陷中和所述中间绝缘层上分别形成导电柱;在各所述导电柱上形成焊接部,各所述凹陷中的所述导电柱和所述焊接部形成所述导电凸柱;所述中间绝缘层上的所述导电柱和所述焊接部形成支撑柱。
- 根据权利要求12所述的芯片封装结构的制备方法,其中,在各所述导电柱上形成焊接部,各所述凹陷中的所述导电柱和所述焊接部形成所述导电凸柱;所述中间绝缘层上的所述导电柱和所述焊接部形成所述支撑柱之后,还包括:在第二预设温度下,回流所述焊接部,以使所述焊接部形成向远离所述导电柱的一侧弯曲的弧形面。
- 一种半导体结构的封装方法,包括:提供一基板,基板上设有多个焊盘;提供如权利要求1至9中任一项所述的芯片封装结构,所述芯片封装结构具有多个与各焊盘相对应的导电凸柱;将所述芯片封装结构倒装在所述基板上,以使所述芯片封装结构上的各所述导电凸柱与所述基板上的各焊盘一一对应;提供压力设备,所述压力设备位于所述芯片封装结构的上方;所述压力设备向所述芯片封装结构提供第一预设温度和预设压力;以使所述芯片封装结构上的各导电凸柱与其对应的所述基板上的所述焊盘键合并电导通。
- 根据权利要求14所述的半导体结构的封装方法,其中,所述压力设备向所述芯片封装结构提供第一预设温度和预设压力,以使所述芯片封装结构上的各导电凸柱与其对应的所述基板上的所述焊盘键合并电导通之后,还包括:对所述芯片封装结构和所述基板进行烘烤;对烘烤后的所述基板和所述芯片封装结构上形成包裹所述基板和所述芯片封装结构的塑封层;在塑封后的所述基板背离所述芯片封装结构的表面上形成焊球;切割所述基板,切割后的所述基板、切割后的所述基板上对应的所述焊球以及切割后的所述基板上对应的所述芯片封装结构形成封装后的芯片。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US18/169,303 US20230197666A1 (en) | 2021-09-17 | 2023-02-15 | Chip packaging structure and method for preparing the same, and method for packaging semiconductor structure |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111091950.6A CN115831897A (zh) | 2021-09-17 | 2021-09-17 | 芯片封装结构及制备方法、半导体结构的封装方法 |
CN202111091950.6 | 2021-09-17 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US18/169,303 Continuation US20230197666A1 (en) | 2021-09-17 | 2023-02-15 | Chip packaging structure and method for preparing the same, and method for packaging semiconductor structure |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2023040144A1 true WO2023040144A1 (zh) | 2023-03-23 |
Family
ID=85515675
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2022/071277 WO2023040144A1 (zh) | 2021-09-17 | 2022-01-11 | 芯片封装结构及制备方法、半导体结构的封装方法 |
Country Status (3)
Country | Link |
---|---|
US (1) | US20230197666A1 (zh) |
CN (1) | CN115831897A (zh) |
WO (1) | WO2023040144A1 (zh) |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012074449A (ja) * | 2010-09-28 | 2012-04-12 | Toppan Printing Co Ltd | 実装基板 |
JP2015056480A (ja) * | 2013-09-11 | 2015-03-23 | デクセリアルズ株式会社 | アンダーフィル材、及びこれを用いた半導体装置の製造方法 |
US20160005707A1 (en) * | 2014-07-02 | 2016-01-07 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the same |
CN106206510A (zh) * | 2015-04-27 | 2016-12-07 | 南茂科技股份有限公司 | 多芯片封装结构、晶圆级芯片封装结构及其方法 |
CN110416170A (zh) * | 2019-06-24 | 2019-11-05 | 苏州通富超威半导体有限公司 | 基板、芯片封装结构及其制备方法 |
-
2021
- 2021-09-17 CN CN202111091950.6A patent/CN115831897A/zh active Pending
-
2022
- 2022-01-11 WO PCT/CN2022/071277 patent/WO2023040144A1/zh unknown
-
2023
- 2023-02-15 US US18/169,303 patent/US20230197666A1/en active Pending
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2012074449A (ja) * | 2010-09-28 | 2012-04-12 | Toppan Printing Co Ltd | 実装基板 |
JP2015056480A (ja) * | 2013-09-11 | 2015-03-23 | デクセリアルズ株式会社 | アンダーフィル材、及びこれを用いた半導体装置の製造方法 |
US20160005707A1 (en) * | 2014-07-02 | 2016-01-07 | Samsung Electronics Co., Ltd. | Semiconductor package and method of manufacturing the same |
CN106206510A (zh) * | 2015-04-27 | 2016-12-07 | 南茂科技股份有限公司 | 多芯片封装结构、晶圆级芯片封装结构及其方法 |
CN110416170A (zh) * | 2019-06-24 | 2019-11-05 | 苏州通富超威半导体有限公司 | 基板、芯片封装结构及其制备方法 |
Also Published As
Publication number | Publication date |
---|---|
CN115831897A (zh) | 2023-03-21 |
US20230197666A1 (en) | 2023-06-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11424211B2 (en) | Package-on-package assembly with wire bonds to encapsulation surface | |
US9093435B2 (en) | Package-on-package assembly with wire bonds to encapsulation surface | |
EP2852974B1 (en) | Method of making a substrate-less stackable package with wire-bond interconnect | |
US9349706B2 (en) | Method for package-on-package assembly with wire bonds to encapsulation surface | |
US8372741B1 (en) | Method for package-on-package assembly with wire bonds to encapsulation surface | |
TWI446501B (zh) | 承載板、半導體封裝件及其製法 | |
US20120049354A1 (en) | Semiconductor device and method of forming the same | |
US20170186719A1 (en) | Semiconductor device, method of manufacturing same, and electronic apparatus | |
US11488892B2 (en) | Methods and structures for increasing the allowable die size in TMV packages | |
US9029199B2 (en) | Method for manufacturing semiconductor device | |
US20120146242A1 (en) | Semiconductor device and method of fabricating the same | |
JP2013021058A (ja) | 半導体装置の製造方法 | |
TWI582867B (zh) | 晶片封裝製程 | |
WO2023040144A1 (zh) | 芯片封装结构及制备方法、半导体结构的封装方法 | |
TWI394240B (zh) | 免用凸塊之覆晶封裝構造及其中介板 | |
TW201507097A (zh) | 半導體晶片及具有半導體晶片之半導體裝置 | |
JP2014103244A (ja) | 半導体装置および半導体チップ | |
JP2015026638A (ja) | 半導体チップ、半導体チップの接合方法及び半導体装置の製造方法 | |
JP2012138394A (ja) | 半導体装置の製造方法 | |
US11830845B2 (en) | Package-on-package assembly with wire bonds to encapsulation surface | |
KR101198540B1 (ko) | 반도체 디바이스 및 그 제조 방법 | |
KR20120125148A (ko) | 캡슐화 층의 표면에 와이어 본드를 구비하는 패키지 적층형 어셈블리 | |
CN117410240A (zh) | 一种封装结构及其封装方法 | |
JP2012174900A (ja) | 半導体装置の製造方法 | |
JP2014026997A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 22868525 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |