WO2018184948A1 - Zweiseitig gekühlter schaltkreis - Google Patents
Zweiseitig gekühlter schaltkreis Download PDFInfo
- Publication number
- WO2018184948A1 WO2018184948A1 PCT/EP2018/057953 EP2018057953W WO2018184948A1 WO 2018184948 A1 WO2018184948 A1 WO 2018184948A1 EP 2018057953 W EP2018057953 W EP 2018057953W WO 2018184948 A1 WO2018184948 A1 WO 2018184948A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- ceramic
- substrate
- circuit
- component
- current
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/367—Cooling facilitated by shape of device
- H01L23/3677—Wire-like or pin-like cooling fins or heat sinks
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3731—Ceramic materials or glass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
- H01L23/467—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing gases, e.g. air
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
- H01L23/473—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
Definitions
- the invention relates to a component consisting of a first ceramic substrate, a ceramic fin cooler or a ceramic liquid-cooled radiator or a ceramic heat sink (air or liquid cooled) with a top and bottom, wherein on the top of a metallization is applied to the on a Connecting means a circuit of a semiconductor material is mounted with its bottom.
- ceramic substrates of Al 2 O 3 , AIN or Si 3 N 4 carry at least one-sided metallization (DCB-Cu, thick-film Cu, Ag, W-Ni-Au), on which in turn fixed by pressure, solder , sintered silver, silver glue or similar a circuit is mounted.
- DCB-Cu thick-film Cu, Ag, W-Ni-Au
- a heat sink made of aluminum or similar. glued or soldered.
- the circuits are so maximum connected on one side with an electrically insulating heat sink.
- the upper free side of the circuit is at most gas cooled.
- Under a circuit is generally understood a chip or a transistor.
- the invention has for its object to improve a component according to the preamble of claim 1 so that the circuit on both sides, i. cooled both on its bottom and on its top.
- the double-sided cooling of the circuits by elements with high thermal conductivity and simultaneously high electrical conductivity to increase the efficiency of the assembly. Furthermore, it should be ensured that the component retains its full functionality when heated or in total with temperature changes and does not fail.
- this object is achieved by a component having the features of claim 1.
- a connecting means is applied to the a ceramic Power / Wärnn einssubstrrat is applied with its underside and on the upper side of the current / heat conduction substrate via a metallization, a second ceramic substrate, wherein the ceramic current / heat conduction substrate for cooling metal-filled thermal-electrical vias (Vias) contains, wherein in both variants of the cooling the top and bottom of the power / heat conduction substrate (6) are electrically connected together, the circuit is cooled on both sides, that is both on its bottom and on its top.
- the double-sided cooling of the circuit by elements with high thermal conductivity and simultaneously high electrical conductivity increase the efficiency of the assembly of the circuit.
- the metal in the vias of the ceramic current / heat conduction substrate rests on both the metallization of the second substrate and on the connecting means, which is located on the circuit.
- the ceramic of the current / heat conduction substrate has an expansion coefficient which is adapted to the expansion coefficient of the semiconductor material of the circuit.
- the component retains its full functionality due to heating or total changes in temperature and does not fail.
- the expansion coefficients of the stom / bathleitsubstrates and the circuit differ by a maximum of 3ppm voneinader.
- the current / heat conduction substrate is a cuboid or a flat substrate.
- the circuit is preferably a silicon circuit, SiC circuit, a GaN circuit such as a diode or a transistor.
- the metallizations are preferably made of DCB-Cu, AMB-CU, thick-film Cu, Ag or W-Ni-Au and / or are sintered with the ceramic substrate metallizations. Sintered metallizations are intimately bonded to the ceramic and thus have excellent heat transfer from the circuit to the ceramic.
- the connecting means is preferably a solder, sintered silver or thermal adhesive.
- the plated-through holes are made of Cu or Ag and the substrates of aluminum nitride, aluminum oxide or silicon nitride. These ceramics have a high thermal conductivity.
- cooling elements such as fins or the like, are arranged on the underside of the first ceramic substrate, or the substrate itself is embodied as a heat-air or liquid-flow-through heat sink.
- This current / heat conduction substrate contains metal-filled thermal-electrical vias filled with, for example, Cu or Ag. If one chooses aluminum nitride as a substrate material, its coefficient of expansion of about 4, 7 ppm / K is close to the silicon of the chip
- connection of these Viakeramik can be done both on the side of the circuit as well as on the other side of the metallized ceramic substrate via solder, silver paste or silver sintered layer to a second ceramic substrate or directly when burning the copper paste with the copper layer of the metallized connect the upper substrate.
- liquid-flowed ceramic coolers or those with ceramic fins instead of the ceramic current / heat-conducting substrates.
- FIG. 1 shows a component 9 consisting of a first ceramic substrate 1 with an upper 1b and lower side 1a, wherein a metallization 2 is applied to the upper side 1b, on which a connection means 3 a circuit 4 of a semiconductor material with its Bottom is mounted.
- FIG. 2 shows a component 9 according to the prior art. The component consists of a first ceramic substrate 1 with a top 1 b and bottom 1 a, wherein on the top 1 b, a metallization 2 is applied, on which a connection means 3, a circuit 4 is mounted with its bottom.
- a ceramic current / heat conduction substrate 6 is applied with its underside via a connection means 5 and a second ceramic substrate 8 is arranged on the current / heat conduction substrate 6 via a metallization 7, wherein the ceramic current / heat conduction substrate Contains 6 metal-filled thermal-electrical vias 1 1 and / or cooling channels to guide a coolant.
- the ceramic substrates 1, 8 are preferably plate-shaped and consist of aluminum oxide, silicon nitride or preferably aluminum nitride, which has a very high thermal conductivity.
- the metallizations are preferably made of DCB-Cu AMB-CU, thick-film Cu, Ag or W-Ni-Au and / or are sintered with the ceramic substrate 1, 8.
- the circuit 4 is a diode or a transistor in the illustrated embodiment. ,
- the connecting means 3, 5 are preferably solder, sintered silver or silver glue.
- the plated-through holes 11 are made, for example, of Cu or Ag.
- cooling elements are preferably arranged, not shown in Figure 2.
- the cooling elements 1 and 8 may contain fins for air cooling. But it can also be fluid cooling boxes.
- the ceramic current / heat conduction substrate 6 serves to dissipate the waste heat of the circuit 4 in the ceramic substrate 8 and on the other hand can also be used for electrical coupling of the circuit 4 to the metallization 7.
- the current / heat conduction substrate 6 is also made of aluminum oxide, silicon nitride or preferably aluminum nitride. Through its metal-filled thermal-electrical vias (Vias) 1 1, the waste heat is transported and made an electrical connection.
- the plated-through holes (vias) 1 1 extend at right angles to the surface of the current / heat conduction substrate 6.
- the reference numeral 10 electrical connections are marked.
- FIG. 3 shows that a further layer of the metallization 7 can be applied between the connection means 5 and the ceramic current / heat conduction substrate 6. This is preferably connected to the metallization layer 7, which is arranged between the current / heat conduction substrate 6 and a second ceramic substrate 8, via the metal-filled thermal-electrical vias in material connection.
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Chemical & Material Sciences (AREA)
- Materials Engineering (AREA)
- Ceramic Engineering (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
- Cooling Or The Like Of Electrical Apparatus (AREA)
Abstract
Description
Claims
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020197028288A KR20190137086A (ko) | 2017-04-06 | 2018-03-28 | 2개의 측들 상에서 냉각되는 회로 |
CN201880021126.3A CN110431662A (zh) | 2017-04-06 | 2018-03-28 | 在两侧冷却的电路 |
US16/603,083 US20200075455A1 (en) | 2017-04-06 | 2018-03-28 | Circuit Cooled on Two Sides |
EP18715007.3A EP3607581A1 (de) | 2017-04-06 | 2018-03-28 | Zweiseitig gekühlter schaltkreis |
JP2019547464A JP2020516054A (ja) | 2017-04-06 | 2018-03-28 | 両面で冷却される回路 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102017205906 | 2017-04-06 | ||
DE102017205906.0 | 2017-04-06 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2018184948A1 true WO2018184948A1 (de) | 2018-10-11 |
Family
ID=61868513
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/EP2018/057953 WO2018184948A1 (de) | 2017-04-06 | 2018-03-28 | Zweiseitig gekühlter schaltkreis |
Country Status (7)
Country | Link |
---|---|
US (1) | US20200075455A1 (de) |
EP (1) | EP3607581A1 (de) |
JP (1) | JP2020516054A (de) |
KR (1) | KR20190137086A (de) |
CN (1) | CN110431662A (de) |
TW (1) | TW201838114A (de) |
WO (1) | WO2018184948A1 (de) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021047815A1 (de) * | 2019-09-12 | 2021-03-18 | Tdk Electronics Ag | Kühlsystem |
US11955407B2 (en) | 2020-01-20 | 2024-04-09 | Infineon Technologies Austria Ag | Electronic module including a semiconductor package connected to a fluid heatsink |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR20220161364A (ko) * | 2020-03-31 | 2022-12-06 | 아이피지 포토닉스 코포레이션 | 고파워 레이저 전자기기 |
CN112750600B (zh) * | 2020-12-29 | 2022-05-17 | 华进半导体封装先导技术研发中心有限公司 | 一种基于微流道的可调式电感及其制造方法 |
US20230108475A1 (en) * | 2021-10-04 | 2023-04-06 | Formfactor, Inc. | Thermal management techniques for high power integrated circuits operating in dry cryogenic environments |
Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080054425A1 (en) * | 2006-08-29 | 2008-03-06 | Denso Corporation | Power electronic package having two substrates with multiple electronic components |
DE102008001220A1 (de) * | 2007-04-24 | 2008-10-30 | Ceramtec Ag | Bauteil mit einem Keramikkörper, dessen Oberfläche metallisiert ist |
US20120306105A1 (en) * | 2011-06-01 | 2012-12-06 | Toyota Motor Engineering & Manufacturing North America, Inc. | Multi-Component Power Structures and Methods For Forming The Same |
WO2014030659A1 (ja) * | 2012-08-23 | 2014-02-27 | 日産自動車株式会社 | 絶縁基板、多層セラミック絶縁基板、パワー半導体装置と絶縁基板の接合構造体、及びパワー半導体モジュール |
DE102012106244A1 (de) * | 2012-07-11 | 2014-05-28 | Curamik Electronics Gmbh | Metall-Keramik-Substrat |
DE112014002061T5 (de) * | 2013-10-29 | 2016-01-07 | Fuji Electric Co., Ltd. | Halbleitermodul |
US20160351468A1 (en) * | 2015-05-28 | 2016-12-01 | Ut-Battelle, Llc | Integrated packaging of multiple double sided cooling planar bond power modules |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102007002807B4 (de) * | 2007-01-18 | 2014-08-14 | Infineon Technologies Ag | Chipanordnung |
DE102011083223B4 (de) * | 2011-09-22 | 2019-08-22 | Infineon Technologies Ag | Leistungshalbleitermodul mit integrierter Dickschichtleiterplatte |
US20160014878A1 (en) * | 2014-04-25 | 2016-01-14 | Rogers Corporation | Thermal management circuit materials, method of manufacture thereof, and articles formed therefrom |
-
2018
- 2018-03-28 EP EP18715007.3A patent/EP3607581A1/de not_active Withdrawn
- 2018-03-28 CN CN201880021126.3A patent/CN110431662A/zh active Pending
- 2018-03-28 US US16/603,083 patent/US20200075455A1/en not_active Abandoned
- 2018-03-28 JP JP2019547464A patent/JP2020516054A/ja active Pending
- 2018-03-28 KR KR1020197028288A patent/KR20190137086A/ko not_active Application Discontinuation
- 2018-03-28 WO PCT/EP2018/057953 patent/WO2018184948A1/de unknown
- 2018-04-03 TW TW107111909A patent/TW201838114A/zh unknown
Patent Citations (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20080054425A1 (en) * | 2006-08-29 | 2008-03-06 | Denso Corporation | Power electronic package having two substrates with multiple electronic components |
DE102008001220A1 (de) * | 2007-04-24 | 2008-10-30 | Ceramtec Ag | Bauteil mit einem Keramikkörper, dessen Oberfläche metallisiert ist |
US20120306105A1 (en) * | 2011-06-01 | 2012-12-06 | Toyota Motor Engineering & Manufacturing North America, Inc. | Multi-Component Power Structures and Methods For Forming The Same |
DE102012106244A1 (de) * | 2012-07-11 | 2014-05-28 | Curamik Electronics Gmbh | Metall-Keramik-Substrat |
WO2014030659A1 (ja) * | 2012-08-23 | 2014-02-27 | 日産自動車株式会社 | 絶縁基板、多層セラミック絶縁基板、パワー半導体装置と絶縁基板の接合構造体、及びパワー半導体モジュール |
DE112014002061T5 (de) * | 2013-10-29 | 2016-01-07 | Fuji Electric Co., Ltd. | Halbleitermodul |
US20160351468A1 (en) * | 2015-05-28 | 2016-12-01 | Ut-Battelle, Llc | Integrated packaging of multiple double sided cooling planar bond power modules |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2021047815A1 (de) * | 2019-09-12 | 2021-03-18 | Tdk Electronics Ag | Kühlsystem |
US11955407B2 (en) | 2020-01-20 | 2024-04-09 | Infineon Technologies Austria Ag | Electronic module including a semiconductor package connected to a fluid heatsink |
Also Published As
Publication number | Publication date |
---|---|
JP2020516054A (ja) | 2020-05-28 |
US20200075455A1 (en) | 2020-03-05 |
TW201838114A (zh) | 2018-10-16 |
KR20190137086A (ko) | 2019-12-10 |
EP3607581A1 (de) | 2020-02-12 |
CN110431662A (zh) | 2019-11-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2018184948A1 (de) | Zweiseitig gekühlter schaltkreis | |
DE102007046349B4 (de) | Anordnung zum Kühlen eines Leistungshalbleitermoduls | |
EP1680818B1 (de) | Leuchtdioden-Anordnung mit Wärmeabführender Platine | |
AT514085B1 (de) | Leistungsmodul | |
DE102008048005B3 (de) | Leistungshalbleitermodulanordnung und Verfahren zur Herstellung einer Leistungshalbleitermodulanordnung | |
EP0901166B1 (de) | Leistungshalbleitermodul mit in Submodulen integrierten Kühlern | |
DE102014216194B3 (de) | Schaltungsträger mit einem Wärmeleitelement, Verbindungsanordnung mit einem Schaltungsträger und Verfahren zum Abführen von Verlustwärme | |
DE102009001722B4 (de) | Verfahren zum Aufbringen eines Wärmeleitmediums auf eine Wärmeableitfläche | |
DE112014002061T5 (de) | Halbleitermodul | |
DE112008002559T5 (de) | Drahtlose Halbleiterbaugruppe für effiziente Wärmeabfuhr | |
DE102015214928A1 (de) | Bauteilmodul und Leistungsmodul | |
DE112014001491T5 (de) | Halbleitermodul | |
EP3360158B1 (de) | Zweiseitig gekühlter schaltkreis | |
EP1387609A2 (de) | Elektronische Einrichtung, insbesondere elektronische Regler für eine elektromechanische Anordnung wie beispielsweise ein Fahrzeuggebläse | |
DE10134187B4 (de) | Kühleinrichtung für Halbleitermodule | |
WO2007045112A1 (de) | Leistungsgehäuse für halbleiterchips und deren anordnung zur wärmeabfuhr | |
DE10260851B4 (de) | Verfahren zur Herstellung einer Kühlvorrichtung für Leistungsbauelemente, Kühlvorrichtung und elektronisches Steuergerät | |
DE19902462A1 (de) | Halbleiterbauelement mit Chip-on-Chip-Aufbau | |
DE10196942T5 (de) | Halbleiter-Leistungsmodul | |
DE102004042367B4 (de) | Leistungshalbleitermodul | |
EP0570392A1 (de) | Anordnung wärmeerzeugender bauelemente in einer flüssigkeitsgekühlten einrichtung | |
DE19924960A1 (de) | Vorrichtung zur Kühlung von Halbleiterbauelementen | |
DE102007005234A1 (de) | Leistungselektronisches Modul | |
DE102023116588A1 (de) | Integrierter spannungsregler | |
DE102014211562A1 (de) | Halbleiteranordnung mit einer Wärmesenke |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 18715007 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2019547464 Country of ref document: JP Kind code of ref document: A |
|
ENP | Entry into the national phase |
Ref document number: 20197028288 Country of ref document: KR Kind code of ref document: A |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
ENP | Entry into the national phase |
Ref document number: 2018715007 Country of ref document: EP Effective date: 20191106 |