WO2018141168A1 - 一种显示驱动电路、移动终端和显示驱动方法 - Google Patents
一种显示驱动电路、移动终端和显示驱动方法 Download PDFInfo
- Publication number
- WO2018141168A1 WO2018141168A1 PCT/CN2017/107607 CN2017107607W WO2018141168A1 WO 2018141168 A1 WO2018141168 A1 WO 2018141168A1 CN 2017107607 W CN2017107607 W CN 2017107607W WO 2018141168 A1 WO2018141168 A1 WO 2018141168A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- control signal
- signal
- display
- source
- image data
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M1/00—Substation equipment, e.g. for use by subscribers
- H04M1/02—Constructional features of telephone sets
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M1/00—Substation equipment, e.g. for use by subscribers
- H04M1/02—Constructional features of telephone sets
- H04M1/0202—Portable telephone sets, e.g. cordless phones, mobile phones or bar type handsets
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2310/00—Command of the display device
- G09G2310/02—Addressing, scanning or driving the display screen or processing steps related thereto
- G09G2310/0264—Details of driving circuits
- G09G2310/0291—Details of output amplifiers or buffers arranged for use in a driving circuit
Definitions
- the present invention relates to the field of communications technologies, and in particular, to a display driving circuit, a mobile terminal, and a display driving method.
- each display has its own independent and complete display driver circuit to ensure the normal operation of the display.
- Each display driver circuit must have its own drive module and display unit, which results in a relatively high production cost of the display drive circuit.
- An object of the present invention is to provide a display driving circuit, a mobile terminal, and a display driving method, which solve the problem that the manufacturing cost of the display driving circuit is relatively high.
- an embodiment of the present invention provides a display driving circuit including a driving module and at least two display units;
- the driving module includes a display system interface, a buffer memory, a timing controller, and a power controller, and each display unit includes a respective gate driving and source driving;
- the timing controller is configured to receive an image display control signal, generate a target control signal according to the image display control signal, and output the target control signal to the display system interface and the buffer memory;
- the display system interface is configured to receive image data including at least two signal sources according to the target control signal, and output the received image data of the at least two signal sources to the Buffer memory
- the buffer memory is configured to output, according to the target control signal, image data of each received signal source to a source driving of a display unit corresponding to the signal source;
- the power controller is configured to receive the image display control signal, and generate a driving power source and a driving control signal corresponding to each signal source according to the image display control signal, and output the driving power source and the driving control signal The gate drive and source drive of the display unit corresponding to each signal source.
- the embodiment of the invention further provides a mobile terminal, comprising the above display driving circuit.
- the embodiment of the invention further provides a display driving method, including:
- the timing controller receives the image display control signal, generates a target control signal according to the image display control signal, and outputs the target control signal to the display system interface and the buffer memory;
- the display system interface receives image data including at least two signal sources according to the target control signal, and outputs image data of the received at least two signal sources to the buffer memory;
- the buffer memory outputs the received image data of each signal source to the source driving of the display unit corresponding to the signal source according to the target control signal;
- the power controller receives the image display control signal, and generates a driving power source and a driving control signal corresponding to each signal source according to the image display control signal, and outputs the driving power source and the driving control signal to each signal source
- the gate drive and source drive of the corresponding display unit receives the image display control signal, and generates a driving power source and a driving control signal corresponding to each signal source according to the image display control signal, and outputs the driving power source and the driving control signal to each signal source
- the gate drive and source drive of the corresponding display unit receives the image display control signal, and generates a driving power source and a driving control signal corresponding to each signal source according to the image display control signal, and outputs the driving power source and the driving control signal to each signal source
- the gate drive and source drive of the corresponding display unit receives the image display control signal, and generates a driving power source and a driving control signal corresponding to each signal source according to the image display control signal, and outputs the driving power source and the driving control signal to each signal source
- the embodiment of the present invention further provides a computer storage medium, where the computer storage medium stores one or more programs executable by a computer, and when the one or more programs are executed by the computer, the computer is executed as described above.
- a display driving method is provided.
- a display driving circuit comprising a driving module and at least two display units; the driving mode The block includes a display system interface, a buffer memory, a timing controller, and a power controller, each display unit including a respective gate drive and source drive; the timing controller configured to receive an image display control signal, and according to the An image display control signal generates a target control signal, and outputs the target control signal to the display system interface and the buffer memory; the display system interface is configured to receive at least two signal sources according to the target control signal Image data, outputting image data of the received at least two signal sources to the buffer memory; the buffer memory being configured to output image data of each of the received signal sources according to the target control signal a source driving to a display unit corresponding to the signal source; the power controller is configured to receive the image display control signal, and generate a driving power source and a driving control signal corresponding to each signal source according to the image display control signal Outputting the driving power source and the driving control signal to each signal source pair
- the gate driver of the display unit and a source driver In this way,
- FIG. 1 is a structural diagram of a display driving circuit according to an embodiment of the present invention.
- FIG. 2 is a structural diagram of another display driving circuit according to an embodiment of the present invention.
- an embodiment of the present invention provides a display driving circuit, including a driving module 101 and at least two display units 102;
- the driving module 101 includes a display system interface 1011, a buffer memory 1012, a timing controller 1013, and a power controller 1014, each of which includes a respective gate drive. 1021 and source driver 1022;
- the timing controller 1013 is configured to receive an image display control signal, and generate a target control signal according to the image display control signal, and output the target control signal to the display system interface 1011 and the buffer memory 1012;
- the display system interface 1011 is configured to receive image data including at least two signal sources according to the target control signal, and output image data of the received at least two signal sources to the buffer memory 1012;
- the buffer memory 1012 is configured to output the received image data of each signal source to the source driver 1022 of the display unit 102 corresponding to the signal source according to the target control signal;
- the power controller 1014 is configured to receive the image display control signal, and generate a driving power source and a driving control signal corresponding to each signal source according to the image display control signal, and the driving power source and the driving control signal
- the gate drive 1021 and the source drive 1022 of the display unit 102 corresponding to each of the signal sources are output.
- the different display units 102 may exist in different display screens, or may exist in the same display screen.
- the image display control signal may be a low level signal or a high level signal, and may be a rising edge signal or a falling edge signal.
- the target control signal may include a clock signal and a timing control signal, or may be only a clock signal or a timing signal, and may of course be other control signals.
- the above clock signals are typically used in synchronous circuits.
- Clock edge triggering means that changes in the state of the components controlled by the clock signal occur at the moment when the clock edge arrives. When the clock signal arrives, the associated component changes the output state according to the input signal, allowing the associated electronic components to operate synchronously.
- the control component sends or receives data either on the rising edge of the clock signal or on the falling edge of the clock signal.
- the image data of the at least two signal sources may be the same image data, but from different signal sources; or different image data may be from different signal sources.
- the image data may be image data of a person, image data of flowers, image data of an animal Or image data of landscapes.
- the image data resolution of different sources may be the same or different.
- the image data of the signal source 1 is 640*480 image data
- the image data of the signal source 2 is 640*480 image data
- the image data of the signal source one is 640*480 image data
- the data is image data of 1024*768.
- the resolution may be other than the above resolution, which is not limited in this embodiment of the present invention.
- the display unit 102 corresponding to the above signal source can be understood as follows.
- the three-one correspondence corresponds to the signal source one corresponding to the display unit one, the signal two corresponding to the display unit two, and the signal source three corresponding to the display unit three.
- a certain signal source may correspond to a plurality of display units, for example, a signal source 1 and a signal source 2, a display unit 1, a display unit 2, and a display unit 3, and a signal source corresponding to the display unit 1.
- the display unit 2, the signal source 2 corresponds to the display unit 3, and this corresponding manner is also possible.
- the drive control signals corresponding to the signal sources may also correspond to the above-mentioned corresponding relationships, and details are not described herein again.
- the above drive control signals are used to control the gate drive 1021 and the source drive 1022 of each display unit 102 to operate normally.
- the power controller may also provide driving power for the gate driving 1021 and the source driving 1022 of each display unit 102.
- the driving power supply can be understood as a power source that converts the power supply into a specific voltage and current to drive the gate or the source.
- the input of the driving power source includes high-voltage power frequency AC, low-voltage DC, high-voltage DC or low-voltage high-frequency AC. Wait.
- At least two display units 102 are controlled by one driving module 101, so that it is not necessary to equip each display unit 102 with one driving module 101, which saves the manufacturing cost of the display driving circuit.
- Separating the driving modules 101 shared by each display unit 102 can effectively reduce the size of a single display screen, and can improve the competitiveness of the entire mobile terminal size.
- the cost of the single display unit 102 driving module 101 can be significantly reduced, and only one driving module 101 can control all of the display units 102. In this control mode, the flexibility and scalability of the display driving circuit are increased, and in theory, it can be extended to an infinite number of display units 102 as long as the performance of the main processor allows.
- the display system interface 1011 is configured to receive image data including at least two signal sources through the multi-channel interface input circuit according to the target control signal, and receive the image data of the at least two signal sources. And output to the buffer memory 1012 through the multi-channel interface output circuit.
- the multi-channel interface input circuit may use one interface input circuit for each signal source. For example, when there are three signal sources, the three-channel interface input circuit is used, and when there are four signal sources, it is used. Four access to the input circuit.
- a certain interface input circuit can also transmit signals of multiple signal sources, for example, there are four signal sources, but only three interface input circuits, at this time, one interface input circuit can transmit signals of two signal sources, which A way is also possible.
- the driving module 101 further includes an image combiner 1015, and the display system interface 1011 is configured to receive, according to the target control signal, the image combiner 1015 to send through an interface input circuit.
- Image merge data the image merge data includes image data of at least two signal sources, and the image merge data is output to the buffer memory 1012;
- the buffer memory 1012 is further configured to split the received image merge data into image data of each signal source, and output image data of each signal source to a display corresponding to the signal source according to the target control signal.
- the source of unit 102 drives 1022.
- the image combiner 1015 can be understood as a device that combines a plurality of images into one image. For example, two 1920*1080 images can be combined into 1920*2160 images or combined into 3840*1080 images. If you have two images of different sizes, you can do simple splicing, as long as you can synthesize an image. In this way, by splicing a plurality of images, it is possible to output image merge data through one interface output circuit, and it is not necessary to use a multi-channel interface output circuit to output each image data, thereby saving the manufacturing cost of the circuit.
- the image splitting may be splitting the identifier of the merged image, or may be splitting after receiving a split signal, or may be automatically recognized by the image to identify two
- the splitting of the different images is not limited in this embodiment of the present invention.
- the buffer memory 1012 is configured to perform shifting and latching processing on image data corresponding to each signal source, and output to the source driving of the display unit 102 corresponding to each signal source according to the target control signal. 1022.
- the multi-frame image signal may be buffered in the buffer memory 1012 by shifting and latching, where the multi-frame image signal may include an image signal of one display unit 102, or may include multiple display units.
- the image signal of 102 is output to the corresponding display unit 102 when the target control signal is triggered, thus maintaining synchronization.
- a display driving circuit of the embodiment of the present invention includes a driving module 101 and at least two display units 102.
- the driving module 101 includes a display system interface 1011, a buffer memory 1012, a timing controller 1013, and a power controller 1014.
- the display unit 102 includes a respective gate drive 1021 and a source drive 1022;
- the timing controller 1013 is configured to receive an image display control signal, generate a target control signal according to the image display control signal, and control the target a signal is output to the display system interface 1011 and the buffer memory 1012;
- the display system interface 1011 is configured to receive image data including at least two signal sources according to the target control signal, and receive the at least two The image data of the signal source is output to the buffer memory 1012.
- the buffer memory 1012 is configured to output the received image data of each signal source to the display unit 102 corresponding to the signal source according to the target control signal.
- a source driver 1022; the power controller 1014 is configured to receive the image display control signal And generating a driving power source and a driving control signal corresponding to each signal source according to the image display control signal, and outputting the driving power source and the driving control signal to the gate driving 1021 of the display unit 102 corresponding to each signal source and The source driver 1022.
- at least two display units 102 are controlled by one driving module 101, so that it is not necessary to equip each display unit 102 with one driving module 101, which saves the manufacturing cost of the display driving circuit.
- each display unit 102 must have its own independent drive module 101. Two display units 102 need to have two drive modules 101. For three display units 102, three display modules are required, and there are N display units. The display unit 102 requires N display modules.
- the driving modules 101 of the plurality of display units 102 are separated and shared by each display unit 102, but only the source drivers 1022 that cannot be shared are used.
- the gate driving 1021 is disposed in each display unit 102, and separates the display system interface 1011, the buffer memory 1012, the timing controller 1013, and the power controller 1014 that can be shared into a common driving module 101, plus each The display unit 102 constitutes a complete display drive circuit. Controlling the plurality of display units 102 using a common drive module 101 saves the overhead of driving the display circuitry and increases the flexibility and scalability of the circuitry.
- the display driving circuit may further include an image processor, which can process the data that the plurality of display units 102 need to display, and output image data and clock signals displayed by the plurality of display units 102 that can be transmitted through a single data and clock interface.
- the clock signal can also ensure synchronization of image data of the plurality of display units 102.
- the drive control signals and power sources of the plurality of display units 102 can be controlled to output image data to the corresponding display unit 102.
- an image combiner 1015 there may also be an image combiner 1015, and the image combiner 1015 combines the received image data, and after combining, may merge the plurality of images into one large image.
- two 1920*1080 images can be combined into one 1920*2160 image, or they can be combined into one 3840*1080 image.
- a 1024*768 and a 640*480 image are processed, an image can be synthesized, but some processing is required at this time. First, a 1024*768 blank image area is generated on one side of the 1024*768 image, and then the 640*480 image is placed on the 1024*768 image, and the remaining blank area is removed, and of course, it can be retained. This combines two image data of different sizes into one image data.
- the image merge module can not process the circuit directly output to the back end.
- the image data processed by the image combiner 1015 is output to the display system interface 1011 through the display interface circuit, and then output to the buffer memory 1012 for buffering the image data, and then the buffer outputs the image data to the source level of the plurality of corresponding display units 102, respectively. drive.
- the timing controller 1013 receives the image display control signal and outputs the timing control signal to the display system interface 1011 and the buffer memory 1012 to complete the display in cooperation with the respective display units 102.
- the images are combined and output, which saves the interface output circuit and enables the image signals to be better synchronized.
- the embodiment of the invention further provides a mobile terminal, comprising the above display driving circuit.
- the embodiment of the invention further provides a display driving method, which is applied to the display driving circuit, and includes the following steps:
- Step S101 The timing controller receives the image display control signal, generates a target control signal according to the image display control signal, and outputs the target control signal to the display system interface and the buffer memory.
- Step S102 The display system interface receives image data including at least two signal sources according to the target control signal, and outputs the received image data of the at least two signal sources to the buffer memory.
- Step S103 The buffer memory outputs the received image data of each signal source to the source driving of the display unit corresponding to the signal source according to the target control signal.
- Step S104 The power controller receives the image display control signal, and generates a driving power source and a driving control signal corresponding to each signal source according to the image display control signal, and outputs the driving power source and the driving control signal to each The gate drive and source drive of the display unit corresponding to each signal source.
- timing controller receiving the image display control signal and the power controller receiving the image display control signal can be simultaneously performed.
- the display system interface receives image data including at least two signal sources according to the target control signal, and outputs the received image data of the at least two signal sources to the buffer memory, including :
- the display system interface receives image data including at least two signal sources through the multi-channel interface input circuit according to the target control signal, and receives the received image data of the at least two signal sources through the multi-channel interface output circuit. Output to the buffer memory.
- the display system interface receives image data including at least two signal sources according to the target control signal, and outputs the received image data of the at least two signal sources to the buffer memory, including :
- the display system interface receives image merge data sent by the image combiner through an interface input circuit according to the target control signal, and the image merge data includes at least two signals Source image data, outputting the image merge data to the buffer memory;
- step of outputting the image data received by each of the signal sources to the source driving of the display unit corresponding to the signal source according to the target control signal including:
- the buffer memory splits the received image merge data into image data of each signal source, and outputs image data of each signal source to a source of a display unit corresponding to the signal source according to the target control signal. drive.
- the step of outputting the image data received by each of the signal sources to the source driving of the display unit corresponding to the signal source according to the target control signal includes:
- the buffer memory performs shifting and latching processing on image data corresponding to each signal source, and outputs the target control signal to the source driving of the display unit corresponding to each signal source according to the target control signal.
- At least two display units are controlled by one driving module, so that it is not necessary to equip each display unit with one driving module, which saves the manufacturing cost of the display driving circuit.
- the timing controller receives the image display control signal, generates a target control signal according to the image display control signal, and outputs the target control signal to the display system interface and the buffer memory;
- the display system interface receives image data including at least two signal sources according to the target control signal, and outputs image data of the received at least two signal sources to the buffer memory;
- the buffer memory outputs the received image data of each signal source to the source driving of the display unit corresponding to the signal source according to the target control signal;
- the power controller receives the image display control signal, and generates a driving power source and a driving control signal corresponding to each signal source according to the image display control signal, and the driving power source and the The drive control signal is output to the gate drive and the source drive of the display unit corresponding to each signal source.
- the storage medium is, for example, a read-only memory (ROM), a random access memory (RAM), a magnetic disk, or an optical disk.
- the mobile terminal and the display driving method of the embodiment as long as one driving module can control the display unit in at least two display screens, it is not necessary to manufacture a plurality of driving modules, which saves manufacturing cost for the display driving circuit.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Signal Processing (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
一种显示驱动电路、移动终端和显示驱动方法。该电路包括驱动模块(101)和至少两个显示单元(102),每个显示单元(102)包括各自的栅极驱动(1021)和源极驱动(1022)。驱动模块(101)包括:时序控制器(1013),设置为接收图像显示控制信号,产生目标控制信号,将目标控制信号输出到显示***接口(1011)和缓冲存储器(1012),显示***接口(1011),设置为接收图像数据,将图像数据输出到缓冲存储器(1012),缓冲存储器(1012),设置为将图像数据输出到信号源所对应的显示单元(102)的源极驱动(1022),电源控制器(1014),设置为接收图像显示控制信号,生成驱动电源和驱动控制信号,将驱动电源和驱动控制信号输出到每个信号源对应的显示单元(102)的栅极驱动(1021)和源极驱动(1022)。这样,可以通过一个驱动模块(101)控制至少两个显示单元(102 ),节省了显示驱动电路的制作成本。
Description
本发明涉及通信技术领域,特别涉及一种显示驱动电路、移动终端和显示驱动方法。
随着移动终端的迅速发展,移动终端已经成为人们生活中必不可少的一种工具,并且给人们的生活带来了极大的便捷。由于科技的创新,现在很多移动终端都配置了双屏,这样使移动终端的显示更加多样化。但是对于移动终端来说,每个显示屏都有自己独立完整的显示驱动电路,以保证显示屏的正常工作。每个显示驱动电路都要有自己的驱动模块和显示单元,这样导致显示驱动电路的制作成本比较高。
可见,现有技术中,显示驱动电路的制作成本比较高。
发明内容
本发明实施例的目的在于提供一种显示驱动电路、移动终端和显示驱动方法,解决了显示驱动电路的制作成本比较高的问题。
为了达到上述目的,本发明实施例提供一种显示驱动电路,包括驱动模块和至少两个显示单元;
所述驱动模块包括显示***接口、缓冲存储器、时序控制器和电源控制器,每个显示单元包括各自的栅极驱动和源极驱动;
所述时序控制器,设置为接收图像显示控制信号,并根据所述图像显示控制信号生成目标控制信号,并将所述目标控制信号输出到所述显示***接口和所述缓冲存储器;
所述显示***接口,设置为根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所
述缓冲存储器;
所述缓冲存储器,设置为根据所述目标控制信号将接收到的每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动;
所述电源控制器,设置为接收所述图像显示控制信号,并根据所述图像显示控制信号生成每个信号源对应的驱动电源和驱动控制信号,将所述驱动电源和所述驱动控制信号输出到每个信号源对应的显示单元的栅极驱动和源极驱动。
本发明实施例还提供一种移动终端,包括上述显示驱动电路。
本发明实施例还提供一种显示驱动方法,包括:
时序控制器接收图像显示控制信号,并根据所述图像显示控制信号生成目标控制信号,并将所述目标控制信号输出到显示***接口和缓冲存储器;
所述显示***接口根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器;
所述缓冲存储器根据所述目标控制信号将接收到的每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动;
电源控制器接收所述图像显示控制信号,并根据所述图像显示控制信号生成每个信号源对应的驱动电源和驱动控制信号,将所述驱动电源和所述驱动控制信号输出到每个信号源对应的显示单元的栅极驱动和源极驱动。
本发明实施例还提供一种计算机存储介质,所述计算机存储介质中存储有计算机可执行的一个或多个程序,所述一个或多个程序被所述计算机执行时使所述计算机执行如上述提供的一种显示驱动方法。
上述技术方案中的一个技术方案具有如下优点或有益效果:
一种显示驱动电路,包括驱动模块和至少两个显示单元;所述驱动模
块包括显示***接口、缓冲存储器、时序控制器和电源控制器,每个显示单元包括各自的栅极驱动和源极驱动;所述时序控制器,设置为接收图像显示控制信号,并根据所述图像显示控制信号生成目标控制信号,并将所述目标控制信号输出到所述显示***接口和所述缓冲存储器;所述显示***接口,设置为根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器;所述缓冲存储器,设置为根据所述目标控制信号将接收到的每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动;所述电源控制器,设置为接收所述图像显示控制信号,并根据所述图像显示控制信号生成每个信号源对应的驱动电源和驱动控制信号,将所述驱动电源和所述驱动控制信号输出到每个信号源对应的显示单元的栅极驱动和源极驱动。这样,只要一个驱动模块就可以控制至少两个显示屏中的显示单元,不需要制作多个驱动模块,为显示驱动电路节省了制作成本。
此处所说明的附图用来提供对本发明的进一步理解,构成本申请的一部分,本发明的示意性实施例及其说明用于解释本发明,并不构成对本发明的不当限定。在附图中:
图1为本发明实施例提供的一种显示驱动电路的结构图;
图2为本发明实施例提供的另一种显示驱动电路的结构图。
为使本发明要解决的技术问题、技术方案和优点更加清楚,下面将结合附图及具体实施例进行详细描述。
如图1所示,本发明实施例提供一种显示驱动电路,包括驱动模块101和至少两个显示单元102;
所述驱动模块101包括显示***接口1011、缓冲存储器1012、时序控制器1013和电源控制器1014,每个显示单元102包括各自的栅极驱动
1021和源极驱动1022;
所述时序控制器1013,设置为接收图像显示控制信号,并根据所述图像显示控制信号生成目标控制信号,并将所述目标控制信号输出到所述显示***接口1011和所述缓冲存储器1012;
所述显示***接口1011,设置为根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器1012;
所述缓冲存储器1012,设置为根据所述目标控制信号将接收到的每一个信号源的图像数据输出到信号源所对应的显示单元102的源极驱动1022;
所述电源控制器1014,设置为接收所述图像显示控制信号,并根据所述图像显示控制信号生成每个信号源对应的驱动电源和驱动控制信号,将所述驱动电源和所述驱动控制信号输出到每个信号源对应的显示单元102的栅极驱动1021和源极驱动1022。
本实施例中,上述不同的显示单元102可以存在不同的显示屏中,也可以存在相同的显示屏中。上述图像显示控制信号,可以是一个低电平信号,也可以是一个高电平信号,可以是一个上升沿信号,也可以是一个下降沿信号。上述目标控制信号可以包括时钟信号和时序控制信号,也可以只是时钟信号或者时序信号,当然也可以是其他的控制信号。上述时钟信号通常被用于同步电路当中,时钟边沿触发意味着受时钟信号控制的元器件的状态的变化都发生在时钟边沿到来的时刻。当时钟信号到达时,相关的元器件按输入信号改变输出状态,使得相关的电子组件得以同步运作。控制元器件发送或者接收数据可以是时钟信号的上升沿,也可以是时钟信号下降沿。
本实施例中,上述至少两个信号源的图像数据,可以是一样的图像数据,但是来自不同的信号源;也可以是不一样的图像数据来自不同的信号源。图像数据可以是人物的图像数据、花草的图像数据、动物的图像数据
或者山水风景的图像数据。不同信号源的图像数据分辨率大小可以一样,也可以不一样。例如:信号源一的图像数据为640*480的图像数据,信号源二的图像数据为640*480的图像数据;或者信号源一的图像数据为640*480的图像数据,信号源二的图像数据为1024*768的图像数据。当然除了上述分辨率也可以是其他的分辨率,对此本发明实施例不作限定。
本实施例中,上述信号源所对应的显示单元102可以这样理解。例如:有信号源一、信号源二和信号源三,有显示单元一、显示单元二和显示单元三,信号源一、信号源二和信号源三跟显示单元一、显示单元二和显示单元三一一对应,即信号源一对应显示单元一,信号二对应显示单元二,信号源三对应显示单元三。当然,除了这种方式也可以是某一个信号源对应多个显示单元,例如:有信号源一和信号源二,有显示单元一、显示单元二和显示单元三,信号源一对应显示单元一和显示单元二,信号源二对应显示单元三,这种对应方式也是可以的。
本实施例中,上述信号源对应的驱动控制信号也可以以上述的对应关系进行对应,在此不再赘述。上述驱动控制信号用于控制每个显示单元102的栅极驱动1021和源极驱动1022,使它们正常工作。上述电源控制器也可以为每个显示单元102的栅极驱动1021和源极驱动1022提供驱动电源。驱动电源可以理解为把电源供应转换为特定的电压电流以驱动栅极或者源极工作的电源,通常情况下,驱动电源的输入包括高压工频交流、低压直流、高压直流或者低压高频交流等等。
本发明实施例,通过一个驱动模块101控制至少两个显示单元102,这样就没有必要为每个显示单元102都配备一个驱动模块101,节省了显示驱动电路的制作成本。将每个显示单元102共用的驱动模块101独立出来,可以有效的减小单个显示屏的尺寸,可以提高整个移动终端尺寸的竞争力。当有多个显示单元102的时候,可以显著降低单个显示单元102驱动模块101的成本,只需要一个驱动模块101就可以控制所有的显示单元102。在这种控制方式下,增加了显示驱动电路的灵活性和可扩展性,理论上只要主处理器性能允许,可以扩展到无限多个显示单元102。
可选的,所述显示***接口1011设置为根据所述目标控制信号,通过多路接口输入电路接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据,通过多路接口输出电路输出到所述缓冲存储器1012。
本实施例中,上述多路接口输入电路,可以是每一个信号源使用一路接口输入电路,例如有三个信号源的时候,就用三路接口输入电路,有四个信号源的时候,就用四路接入输入电路。当然这里也可以使某一路接口输入电路传输多个信号源的信号,例如有四个信号源,但是只有三路接口输入电路,此时可以有一路接口输入电路传输两个信号源的信号,这种方式也是可以的。
可选的,如图2所示,所述驱动模块101还包括图像合并器1015,所述显示***接口1011设置为根据所述目标控制信号,接收所述图像合并器1015通过一路接口输入电路发送的图像合并数据,所述图像合并数据包含至少两个信号源的图像数据,将所述图像合并数据输出到所述缓冲存储器1012;
所述缓冲存储器1012还设置为将接收到的所述图像合并数据拆分成每一个信号源的图像数据,根据所述目标控制信号将每一个信号源的图像数据输出到信号源所对应的显示单元102的源极驱动1022。
本实施例中,上述图像合并器1015可以理解为一个将多个图像合并成一个图像的器件。例如,两个1920*1080的图像,可以合并成1920*2160的图像,也可以合并成3840*1080的图像。若是两个大小不一样的图像,可以进行简单的拼接,只要能合成一幅图像都是可以的。这样,将多个图像进行拼接,就可以通过一路接口输出电路输出图像合并数据,而不必要使用多路接口输出电路输出每个图像数据,节省了电路的制作成本。
本实施例中,上述图像拆分可以是合并的图像保留的标识进行拆分,也可以是接收到某个拆分信号,然后进行的拆分,又或者也可以是图像自动识别,识别出两幅不同的图像进行的拆分,对此本发明实施例不作限定。
可选的,所述缓冲存储器1012设置为对每一信号源对应的图像数据进行移位和锁存处理,并根据所述目标控制信号输出到每一信号源对应的显示单元102的源极驱动1022。
本实施例中,通过移位和锁存,可以将多帧图像信号缓存在缓冲存储器1012中,这里的多帧图像信号,可以包括某一个显示单元102的图像信号,也可以包括多个显示单元102的图像信号,等到目标控制信号来触发的时候输出到对应的显示单元102,这样保持了同步。
本发明实施例的一种显示驱动电路,包括驱动模块101和至少两个显示单元102;所述驱动模块101包括显示***接口1011、缓冲存储器1012、时序控制器1013和电源控制器1014,每个显示单元102包括各自的栅极驱动1021和源极驱动1022;所述时序控制器1013,设置为接收图像显示控制信号,并根据所述图像显示控制信号生成目标控制信号,并将所述目标控制信号输出到所述显示***接口1011和所述缓冲存储器1012;所述显示***接口1011,设置为根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器1012;所述缓冲存储器1012,设置为根据所述目标控制信号将接收到的每一个信号源的图像数据输出到信号源所对应的显示单元102的源极驱动1022;所述电源控制器1014,设置为接收所述图像显示控制信号,并根据所述图像显示控制信号生成每个信号源对应的驱动电源和驱动控制信号,将所述驱动电源和所述驱动控制信号输出到每个信号源对应的显示单元102的栅极驱动1021和源极驱动1022。这样,通过一个驱动模块101控制至少两个显示单元102,这样就没有必要为每个显示单元102都配备一个驱动模块101,节省了显示驱动电路的制作成本。
现有技术中,每个显示单元102都必须有自己独立的驱动模块101,有两个显示单元102就需要有两个驱动模块101,有三个显示单元102就需要有三个显示模块,有N个显示单元102就需要有N个显示模块。而本发明实施例提供的显示驱动电路,将多个显示单元102的驱动模块101独立出来给每个显示单元102共用,只是把不能共用的源极驱动1022和
栅极驱动1021布置在每个显示单元102中,把能够共用的显示***接口1011、缓冲存储器1012、时序控制器1013和电源控制器1014独立出来成为一套共用的驱动模块101,再加上每个显示单元102构成完整的显示驱动电路。使用一个公用的驱动模块101控制多个显示单元102,节省了驱动显示电路的开销,也增加了电路的灵活性和可扩展性。
另外,显示驱动电路中还可以包括图像处理器,它可以把多个显示单元102需要显示的数据经过处理,输出可以通过单个数据和时钟接口传输的多个显示单元102显示的图像数据和时钟信号,该时钟信号也能保证多个显示单元102图像数据的同步。配合电源控制器1014,能够控制多个显示单元102的驱动控制信号和电源,使图像数据输出到对应的显示单元102。
当然,这里也可以存在一个图像合并器1015,图像合并器1015将接收的图像数据进行合并处理,合并之后可以把多个图像合并成一个大的图像。例如:两个1920*1080的图像,可以合并成为一个1920*2160的图像,也可以合并成一个3840*1080的图像。若一个1024*768和一个640*480的图像,经过处理也可以合成一幅图像,但是此时需要经过一些处理。首先将1024*768的图像的一侧生成一个1024*768的空白图区域,然后将640*480的图像贴靠1024*768的图像放置,最后将剩下的空白区域去除,当然也可以保留,这样就将两个大小不一样的图像数据合并成一个图像数据。若原始图像只有一幅图像,图像合并模块就可以不处理直接输出到后端的电路。经过图像合并器1015处理后的图像数据通过显示接口电路输出到显示***接口1011,然后输出到缓冲存储器1012进行图像数据的缓存,然后缓存将图像数据分别输出到多个对应显示单元102的源级驱动。同时时序控制器1013接收图像显示控制信号并输出时序控制信号到显示***接口1011、缓冲存储器1012,配合各个显示单元102完成显示。将图像进行合并输出,节省了接口输出电路,也使图像信号能够更好的同步。
本发明实施例还提供一种移动终端,包括上述显示驱动电路。
本发明实施例还提供一种显示驱动方法,应用于上述显示驱动电路,包括以下步骤:
步骤S101、时序控制器接收图像显示控制信号,并根据所述图像显示控制信号生成目标控制信号,并将所述目标控制信号输出到显示***接口和缓冲存储器。
步骤S102、所述显示***接口根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器。
步骤S103、所述缓冲存储器根据所述目标控制信号将接收到的每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动。
步骤S104、电源控制器接收所述图像显示控制信号,并根据所述图像显示控制信号生成每个信号源对应的驱动电源和驱动控制信号,将所述驱动电源和所述驱动控制信号输出到每个信号源对应的显示单元的栅极驱动和源极驱动。
需要说明的是,上述时序控制器接收图像显示控制信号和电源控制器接收图像显示控制信号是可以同时进行的。
可选的,所述显示***接口根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器的步骤,包括:
所述显示***接口根据所述目标控制信号,通过多路接口输入电路接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据,通过多路接口输出电路输出到所述缓冲存储器。
可选的,所述显示***接口根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器的步骤,包括:
所述显示***接口根据所述目标控制信号,接收图像合并器通过一路接口输入电路发送的图像合并数据,所述图像合并数据包含至少两个信号
源的图像数据,将所述图像合并数据输出到所述缓冲存储器;
所述缓冲存储器根据所述目标控制信号将接收到每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动的步骤,包括:
所述缓冲存储器将接收到的所述图像合并数据拆分成每一个信号源的图像数据,根据所述目标控制信号将每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动。
可选的,所述缓冲存储器根据所述目标控制信号将接收到每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动的步骤,包括:
所述缓冲存储器对每一信号源对应的图像数据进行移位和锁存处理,并根据所述目标控制信号输出到每一信号源对应的显示单元的源极驱动。
本发明实施例,通过一个驱动模块控制至少两个显示单元,这样就没有必要为每个显示单元都配备一个驱动模块,节省了显示驱动电路的制作成本。
本领域普通技术人员可以理解实现上述实施例方法的全部或者部分步骤是可以通过程序指令相关的硬件来完成,所述的程序可以存储于一计算机可读取介质中,该程序在执行时,包括以下步骤:
时序控制器接收图像显示控制信号,并根据所述图像显示控制信号生成目标控制信号,并将所述目标控制信号输出到显示***接口和缓冲存储器;
所述显示***接口根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器;
所述缓冲存储器根据所述目标控制信号将接收到的每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动;
电源控制器接收所述图像显示控制信号,并根据所述图像显示控制信号生成每个信号源对应的驱动电源和驱动控制信号,将所述驱动电源和所
述驱动控制信号输出到每个信号源对应的显示单元的栅极驱动和源极驱动。
所述的存储介质,如只读存储器(Read-Only Memory,简称ROM)、随机存取存储器(Random Access Memory,简称RAM)、磁碟或者光盘等。
以上所述是本发明的优选实施方式,应当指出,对于本技术领域的普通技术人员来说,在不脱离本发明所述原理的前提下,还可以作出若干改进和润饰,这些改进和润饰也应视为本发明的保护范围。
通过本实施例的显示驱动电路、移动终端和显示驱动方法,只要一个驱动模块就可以控制至少两个显示屏中的显示单元,不需要制作多个驱动模块,为显示驱动电路节省了制作成本。
Claims (10)
- 一种显示驱动电路,包括驱动模块和至少两个显示单元;所述驱动模块包括显示***接口、缓冲存储器、时序控制器和电源控制器,每个显示单元包括各自的栅极驱动和源极驱动;所述时序控制器,设置为接收图像显示控制信号,并根据所述图像显示控制信号生成目标控制信号,并将所述目标控制信号输出到所述显示***接口和所述缓冲存储器;所述显示***接口,设置为根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器;所述缓冲存储器,设置为根据所述目标控制信号将接收到的每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动;所述电源控制器,设置为接收所述图像显示控制信号,并根据所述图像显示控制信号生成每个信号源对应的驱动电源和驱动控制信号,将所述驱动电源和所述驱动控制信号输出到每个信号源对应的显示单元的栅极驱动和源极驱动。
- 根据权利要求1所述的显示驱动电路,其中,所述显示***接口设置为根据所述目标控制信号,通过多路接口输入电路接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据,通过多路接口输出电路输出到所述缓冲存储器。
- 根据权利要求1所述的显示驱动电路,其中,所述驱动模块还包括图像合并器,所述显示***接口设置为根据所述目标控制信号,接收所述图像合并器通过一路接口输入电路发送的图像合并数据,所述图像合并数据包含至少两个信号源的图像数据,将所述图像合并数据输出到所述缓冲存储器;所述缓冲存储器还设置为将接收到的所述图像合并数据拆分成每一个信号源的图像数据,根据所述目标控制信号将每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动。
- 根据权利要求1所述的显示驱动电路,其中,所述缓冲存储器设置为对每一信号源对应的图像数据进行移位和锁存处理,并根据所述目标控制信号输出到每一信号源对应的显示单元的源极驱动。
- 一种移动终端,包括权利要求1至4中任一项所述的显示驱动电路。
- 一种显示驱动方法,包括:时序控制器接收图像显示控制信号,并根据所述图像显示控制信号生成目标控制信号,并将所述目标控制信号输出到显示***接口和缓冲存储器;所述显示***接口根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器;所述缓冲存储器根据所述目标控制信号将接收到的每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动;电源控制器接收所述图像显示控制信号,并根据所述图像显示控制信号生成每个信号源对应的驱动电源和驱动控制信号,将所述驱动电源和所述驱动控制信号输出到每个信号源对应的显示单元的栅极驱动和源极驱动。
- 根据权利要求6所述的方法,其中,所述显示***接口根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器的步骤,包括:所述显示***接口根据所述目标控制信号,通过多路接口输入电路接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据,通过多路接口输出电路输出到所述缓冲存储器。
- 根据权利要求6所述的方法,其中,所述显示***接口根据所述目标控制信号接收包含至少两个信号源的图像数据,将接收到的所述至少两个信号源的图像数据输出到所述缓冲存储器的步骤,包括:所述显示***接口根据所述目标控制信号,接收图像合并器通过一路接口输入电路发送的图像合并数据,所述图像合并数据包含至少两个信号源的图像数据,将所述图像合并数据输出到所述缓冲存储器;所述缓冲存储器根据所述目标控制信号将接收到每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动的步骤,包括:所述缓冲存储器将接收到的所述图像合并数据拆分成每一个信号源的图像数据,根据所述目标控制信号将每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动。
- 根据权利要求6所述的方法,其中,所述缓冲存储器根据所述目标控制信号将接收到每一个信号源的图像数据输出到信号源所对应的显示单元的源极驱动的步骤,包括:所述缓冲存储器对每一信号源对应的图像数据进行移位和锁存处理,并根据所述目标控制信号输出到每一信号源对应的显示单元的源极驱动。
- 一种存储介质,所述存储介质包括存储的程序,其中,所述程序运行时执行权利要求6至9中任一项所述的方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201710065368.XA CN108399881B (zh) | 2017-02-06 | 2017-02-06 | 一种显示驱动电路、移动终端和显示驱动方法 |
CN201710065368.X | 2017-02-06 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2018141168A1 true WO2018141168A1 (zh) | 2018-08-09 |
Family
ID=63039212
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2017/107607 WO2018141168A1 (zh) | 2017-02-06 | 2017-10-25 | 一种显示驱动电路、移动终端和显示驱动方法 |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN108399881B (zh) |
WO (1) | WO2018141168A1 (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN110221802B (zh) * | 2019-06-12 | 2021-11-12 | 京东方科技集团股份有限公司 | 一种显示装置及其驱动方法 |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1551065A (zh) * | 2003-05-15 | 2004-12-01 | ƽ | 显示控制电路及显示驱动电路 |
CN2763931Y (zh) * | 2004-04-22 | 2006-03-08 | 康佳集团股份有限公司 | Led显示屏驱动控制装置 |
TW200643850A (en) * | 2005-03-24 | 2006-12-16 | Samsung Electronics Co Ltd | Multi-display driving circuit and method of driving display panels |
JP5404989B2 (ja) * | 2005-12-28 | 2014-02-05 | パナソニック株式会社 | 映像表示装置およびマルチディスプレイ装置 |
CN103996117A (zh) * | 2014-05-28 | 2014-08-20 | 天地融科技股份有限公司 | 安全手机 |
CN105654883A (zh) * | 2014-12-01 | 2016-06-08 | 三星电子株式会社 | 显示驱动器集成电路和包括其的显示装置 |
US20160239249A1 (en) * | 2015-02-12 | 2016-08-18 | Samsung Electronics Co., Ltd. | Multi-display device |
CN106415697A (zh) * | 2014-05-21 | 2017-02-15 | 三星电子株式会社 | 显示装置、包括该显示装置的电子设备以及操作该电子设备的方法 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN101388182B (zh) * | 2007-09-14 | 2010-11-10 | 群康科技(深圳)有限公司 | 液晶显示器和使用该液晶显示器的计算机*** |
CN102819284B (zh) * | 2011-06-08 | 2015-06-03 | 天津三星电子有限公司 | 一种主板共用的显示器*** |
JP5398897B2 (ja) * | 2012-12-11 | 2014-01-29 | 株式会社ジャパンディスプレイ | 液晶表示装置 |
KR101872987B1 (ko) * | 2013-12-10 | 2018-07-31 | 엘지디스플레이 주식회사 | 분할 패널을 포함하는 표시장치 및 그 구동방법 |
-
2017
- 2017-02-06 CN CN201710065368.XA patent/CN108399881B/zh active Active
- 2017-10-25 WO PCT/CN2017/107607 patent/WO2018141168A1/zh active Application Filing
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1551065A (zh) * | 2003-05-15 | 2004-12-01 | ƽ | 显示控制电路及显示驱动电路 |
CN2763931Y (zh) * | 2004-04-22 | 2006-03-08 | 康佳集团股份有限公司 | Led显示屏驱动控制装置 |
TW200643850A (en) * | 2005-03-24 | 2006-12-16 | Samsung Electronics Co Ltd | Multi-display driving circuit and method of driving display panels |
JP5404989B2 (ja) * | 2005-12-28 | 2014-02-05 | パナソニック株式会社 | 映像表示装置およびマルチディスプレイ装置 |
CN106415697A (zh) * | 2014-05-21 | 2017-02-15 | 三星电子株式会社 | 显示装置、包括该显示装置的电子设备以及操作该电子设备的方法 |
CN103996117A (zh) * | 2014-05-28 | 2014-08-20 | 天地融科技股份有限公司 | 安全手机 |
CN105654883A (zh) * | 2014-12-01 | 2016-06-08 | 三星电子株式会社 | 显示驱动器集成电路和包括其的显示装置 |
US20160239249A1 (en) * | 2015-02-12 | 2016-08-18 | Samsung Electronics Co., Ltd. | Multi-display device |
Also Published As
Publication number | Publication date |
---|---|
CN108399881A (zh) | 2018-08-14 |
CN108399881B (zh) | 2021-09-07 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9135675B2 (en) | Multiple graphics processing unit display synchronization system and method | |
CN106941617B (zh) | 视频处理装置和多窗口画面显示方法 | |
CN201928372U (zh) | 一种无缝切换各输入视频图像的装置 | |
US11907602B2 (en) | Cascaded display driver IC and multi-vision display device including the same | |
US10453424B2 (en) | Method and apparatus for controlling a display comprising two or more panels | |
US10331252B2 (en) | Touch screen, display device and method of driving touch screen | |
CN101815177B (zh) | 同步显示装置、同步显示方法及叠加拼接显示*** | |
US20160372084A1 (en) | Driving circuit, driving method thereof and display device | |
US8259233B2 (en) | System and method for processing a television picture-out-picture | |
CN107004398A (zh) | 显示控制装置、显示装置以及显示控制方法 | |
US20120154356A1 (en) | Timing Controller, Source Driving Device, Panel Driving Device, Display Device and Driving Method | |
US10192515B2 (en) | Display device and data driver | |
CN105304053B (zh) | 时序控制芯片内起始信号控制方法、芯片及显示面板 | |
CN103903567B (zh) | Led显示屏控制***、led显示屏***及舞台灯光*** | |
WO2018141168A1 (zh) | 一种显示驱动电路、移动终端和显示驱动方法 | |
CN103413516A (zh) | 数据传输装置、数据传输方法及显示装置 | |
KR20120140619A (ko) | 고속 비디오 인터페이스 타이밍 제어기가 내장된 칼럼 드라이버 | |
CN105590603A (zh) | 源极驱动器及显示*** | |
TW201423713A (zh) | 圖框率轉換器、時序控制器及重新排列的影像資料的處理裝置及方法 | |
JPWO2008044486A1 (ja) | 多局通信装置 | |
CN212135498U (zh) | 用于数字电影放映机的图像处理装置 | |
US20240078068A1 (en) | Control method, apparatus, and electronic device | |
KR20150071373A (ko) | 디스플레이 드라이버 및 이를 포함하는 영상 신호 처리 시스템 | |
CN215182980U (zh) | 双屏显示控制电路、设备及拼接屏显示控制电路、设备 | |
CN203596165U (zh) | Lcd大屏幕中拼接电路模块 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 17894864 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 17894864 Country of ref document: EP Kind code of ref document: A1 |