WO2018070580A1 - Uhd multi-format processing device - Google Patents

Uhd multi-format processing device Download PDF

Info

Publication number
WO2018070580A1
WO2018070580A1 PCT/KR2016/011789 KR2016011789W WO2018070580A1 WO 2018070580 A1 WO2018070580 A1 WO 2018070580A1 KR 2016011789 W KR2016011789 W KR 2016011789W WO 2018070580 A1 WO2018070580 A1 WO 2018070580A1
Authority
WO
WIPO (PCT)
Prior art keywords
sdi
signal
port
video
uhd
Prior art date
Application number
PCT/KR2016/011789
Other languages
French (fr)
Korean (ko)
Inventor
Il-seok 강일석KANG
Original Assignee
(주)캐스트윈
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by (주)캐스트윈 filed Critical (주)캐스트윈
Publication of WO2018070580A1 publication Critical patent/WO2018070580A1/en

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0125—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level one of the standards being a high definition standard
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/015—High-definition television systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/025—Systems for the transmission of digital non-picture data, e.g. of text during the active part of a television frame
    • H04N7/035—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal
    • H04N7/0352—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal for regeneration of the clock signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/025—Systems for the transmission of digital non-picture data, e.g. of text during the active part of a television frame
    • H04N7/035—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal
    • H04N7/0357—Circuits for the digital non-picture data signal, e.g. for slicing of the data signal, for regeneration of the data-clock signal, for error detection or correction of the data signal for error detection or correction

Definitions

  • An embodiment of the present invention relates to a UHD multi-format processing apparatus, and more particularly, UHD capable of converting various types of 4K UHD broadcasting interfaces into various transmission formats through a video processing based on a single field programmable gate array (FPGA).
  • a multi-format processing apparatus relates to a UHD multi-format processing apparatus, and more particularly, UHD capable of converting various types of 4K UHD broadcasting interfaces into various transmission formats through a video processing based on a single field programmable gate array (FPGA).
  • FPGA field programmable gate array
  • An embodiment of the present invention relates to a UHD multi-format processing apparatus, and more particularly, UHD capable of converting various types of 4K UHD broadcasting interfaces into various transmission formats through a video processing based on a single field programmable gate array (FPGA).
  • a multi-format processing apparatus relates to a UHD multi-format processing apparatus, and more particularly, UHD capable of converting various types of 4K UHD broadcasting interfaces into various transmission formats through a video processing based on a single field programmable gate array (FPGA).
  • FPGA field programmable gate array
  • the interface required for ultra high definition (UHD) -class digital broadcasting has a wide variety of standards, and thus a video processing technology that can easily convert it into a single technology is required.
  • SMPTE Society of Motion Picture and Television Engineers
  • 12G-SDI 1 port SMPTE ST-2082-10
  • 6G-SDI 2 port SMPTE ST-2081-11
  • 3G- Various 4K broadcasting standards such as the SDI 4 port implementation method (SMPTE ST-425-5) are specified, and the ultra-high definition that can convert uncompressed broadcast contents into a desired interface in one video processing device UHD)
  • SMPTE ST-425-5 3G- Various 4K broadcasting standards
  • SMPTE ST-425-5 the ultra-high definition that can convert uncompressed broadcast contents into a desired interface in one video processing device UHD
  • the present invention has been made to solve the above-described problem, the UHD multi-format processing apparatus according to the present invention converts various types of 4K UHD broadcasting interface to a variety of transmission formats through one FPGA-based video processing,
  • the present invention provides a video processing method for ultra-high definition (UHD) digital broadcasting that can convert uncompressed broadcast content into a desired interface.
  • UHD ultra-high definition
  • the UHD multi-format processing apparatus for solving the above-described problem is a plurality of cables to correct the error and improve the distortion by receiving the uncompressed format video signal and audio signal of the Ultra High Definition (UHD) broadcast content Equalizer; A plurality of reclockers for synchronizing the distorted clocks of the uncompressed video and audio signals with improved error and distortion to internal clock signals; A plurality of deserializers for converting the video signal and the audio signal synchronized with the internal clock signal into 80 bits of video data and I2S audio data; A plurality of input video detectors for detecting and modifying ID values of the 80-bit image data; A video multiplexing demultiplexing unit configured to multiplex or demultiplex the 80-bit image data having the modified ID value of the SDI and the voice data of the I2S; A synchronization signal generator for generating and providing a synchronization signal between the 80-bit image data having the modified ID value of the SDI and the audio data of the I2S; And a plurality of video serial
  • the UHD (Ultra High Definitio) processed signal may include a 12G-SDI 1 port signal, a 6G-SDI 2 port signal, and 3G-SDI. It may be a 4-port signal or a 1.5G-SDI 4-port signal.
  • the video multiplexing demultiplexing processing unit converts a 3G-SDI 4-port signal into a 12G-SDI 1-port signal or converts a 6G-SDI 2-port signal into a 12G-SDI 1-port signal.
  • the 3G-SDI 4-port signal may be converted into a 6G-SDI 2-port signal, or the 1.5G-SDI 4-port signal may be converted into a 6G-SDI 1-port signal.
  • the video multiplexing demultiplexing processing unit converts a 12G-SDI 1-port signal into a 3G-SDI 4-port signal or converts a 12G-SDI 1-port signal into a 6G-SDI 2-port signal.
  • the 6G-SDI 2-port signal may be converted into a 3G-SDI 4-port signal
  • the 6G-SDI 1-port signal may be converted into a 1.5G-SDI 4-port signal.
  • the UHD multi-format processing apparatus can convert various types of 4K UHD broadcasting interfaces into various transmission formats through one FPGA-based video processing, thereby uncompressing in one video processing apparatus.
  • a video processing method for ultra-high definition (UHD) digital broadcasting that can convert broadcast content in a format into a desired interface.
  • FIG. 1 is a conceptual diagram of a UHD multi-format processing apparatus according to an embodiment of the present invention.
  • FIG. 2 is a flowchart illustrating a UHD multi-format processing method of the UHD multi-format processing apparatus according to an embodiment of the present invention.
  • 3 and 4 are diagrams illustrating a UHD multi-format processing method of the UHD multi-format processing apparatus according to an embodiment of the present invention.
  • FIG. 1 is a conceptual diagram of a UHD multi-format processing apparatus according to an embodiment of the present invention.
  • the UHD multi-format processing apparatus 100 includes a plurality of cable equalizers 111, 112, 113, and 114, a plurality of reclockers 121, 122, 123, 124, a plurality of deserializers (131, 132, 133, 134), a plurality of input video detectors (141, 142, 143, 144), video multiplexing demultiplexing processing unit 150, synchronization signal And a generator 160 and a plurality of video serializers 171, 172, 173, and 174.
  • a plurality of cable equalizers 111, 112, 113, and 114 receive uncompressed video signals and audio signals among Ultra High Definition (UHD) broadcast contents to correct errors and improve distortion.
  • UHD Ultra High Definition
  • the uncompressed video and audio signals of UHD broadcast content input by the cable equalizers 111, 112, 113, and 114 are 3G-SDI 4-port signals and 6G-SDI 2. It may be a port signal, a 3G-SDI 4-port signal, or a 1.5G-SDI 4-port signal.
  • the input signal is improved in error and distortion in each of the cable equalizers 111, 112, 113, and 114, and is input to a plurality of reclockers 121, 122, 123, and 124, respectively. .
  • Each of the reclockers 121, 122, 123, and 124 synchronizes a distorted clock of the video signal and the audio signal of the uncompressed format, in which the error and distortion are improved, to an internal clock signal.
  • a plurality of reclockers 121, 122, 123, and 124 convert the video signal and the audio signal synchronized with the internal clock signal to 80 bits of video data and I2S audio data, respectively. do.
  • the plurality of input video detectors 141, 142, 143, and 144 detect and modify ID values of the 80-bit image data, respectively.
  • the plurality of input video detectors 141, 142, 143, and 144 respectively identify ID values of serial digital interfaces (SDIs) specified in the Society of Motion Picture and Television Engineers (SMPTE) ST 352. It can be detected and corrected automatically.
  • SDIs serial digital interfaces
  • the video multiplexing demultiplexing processing unit 150 multiplexes or demultiplexes the 80-bit image data in which the ID value of the SDI is modified and the audio data of the I2S.
  • the synchronization signal generator 160 generates and provides a synchronization signal between the 80-bit image data of which the ID value of the SDI is modified and the audio data of the I2S to be synchronized.
  • the plurality of video serializers 171, 172, 173, and 174 respectively output the multiplexed or demultiplexed signals to the interface.
  • the multiplexed or demultiplexed signal may be output as a 12G-SDI 1 port signal, a 6G-SDI 2 port signal, a 3G-SDI 4 port signal or a 1.5G-SDI 4 port signal.
  • FIG. 2 is a flowchart illustrating a UHD multi-format processing method of the UHD multi-format processing apparatus according to an embodiment of the present invention.
  • 3 and 4 are diagrams for describing a UHD multi-format processing method of the UHD multi-format processing apparatus according to an embodiment of the present invention.
  • a plurality of cable equalizers receive an uncompressed video signal and an audio signal among ultra high definition (UHD) broadcasting contents to correct an error and improve distortion (S410).
  • UHD ultra high definition
  • the uncompressed video and audio signals of the UHD broadcast content are 3G-SDI 4-port signals, 6G-SDI 2-port signals, and 3G-SDI. 4 port signal, 1.5G-SDI 4 port signal can be input.
  • the input signal is improved in error and distortion in each of the cable equalizers, and is input to a plurality of reclockers.
  • Each reclocker synchronizes a distorted clock of an uncompressed video signal and an audio signal having an improved error and distortion with an internal clock signal (S420).
  • a plurality of reclockers converts the video signal and the audio signal synchronized with the internal clock signal into 80-bit video data and I2S audio data (S430).
  • the plurality of input video detectors respectively detect and modify an ID value of the SDI (Serial Digital Interface) of the 80-bit image data (S440).
  • the plurality of input video detectors may automatically detect and modify ID values of SDIs specified in the Society of Motion Picture and Television Engineers (SMPTE) ST 352, respectively.
  • the video multiplexing demultiplexing processing unit multiplexes or demultiplexes the video data of 80 bits in which the ID value of the SDI is modified and the audio data of the I2S (S450).
  • the synchronization signal generation unit converts a 3Gb / s 4-port signal into a 12Gb / s 1-port signal as shown in FIG. 3A when multiplexed, or in FIG. 3B.
  • the 6Gb / s 2-port signal is converted into a 12Gb / s 1-port signal
  • the 3Gb / s 4-port signal is converted into a 6Gb / s 2-port signal as shown in (c) of FIG. 3, or (d) of FIG.
  • the 1.5Gb / s 4-port signal can be converted into a 6Gb / s 1-port signal.
  • the synchronization signal generator converts a 12Gb / s 1 port signal to a 3Gb / s 4 port signal as shown in FIG. 4A, or as shown in FIG. 4B. Convert 12Gb / s 2-port signal into 6Gb / s 2-port signal, convert 6Gb / s 2-port signal into 3Gb / s 4-port signal as shown in (c) of FIG. 4, or (d) in FIG. 6Gb / s 1-port signal can be converted into 1.5Gb / s 4-port signal as shown in FIG.
  • the synchronization signal generator generates and provides a synchronization signal between the 80-bit image data in which the ID value of the image data is modified and the I2S audio data to be synchronized (S460).
  • the plurality of video serial converters output the multiplexed or demultiplexed signals to the SDI interface (S470).
  • the multiplexed or demultiplexed signal may be output as a 12G-SDI 1 port signal, a 6G-SDI 2 port signal, a 3G-SDI 4 port signal or a 1.5G-SDI 4 port signal.
  • the UHD multi-format processing apparatus can convert various types of 4K UHD broadcasting interfaces into various transmission formats through one FPGA-based video processing, thereby allowing one video processing apparatus to There is provided a video processing method for ultra-high definition (UHD) digital broadcasting that can convert uncompressed broadcast content into a desired interface.
  • UHD ultra-high definition

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)

Abstract

The present invention relates to an ultra high definition (UHD) multi-format processing device comprising: a plurality of cable equalizers for receiving an image signal and a voice signal of an uncompressed format among UHD broadcast content so as to correct an error and alleviate distortion; a plurality of reclockers for synchronizing, with an internal clock signal, a distorted clock of the image signal and the voice signal of the uncompressed format, of which the error and distortion have been alleviated; a plurality of deserializers for converting the image signal and the voice signal, synchronized with the internal clock signal, into 80-bit image data and I2S voice data; a plurality of input video detection units for detecting and correcting an ID value of a serial digital interface (SDI) of the 80-bit image data; a video multiplexing/demultiplexing processing unit for multiplexing or demultiplexing the 80-bit image data, of which the ID value of the SDI has been corrected, and the I2S voice data; a synchronization signal generation unit for generating and providing a synchronization signal for the 80-bit image data, of which the ID value has been corrected, and the I2S voice data; and a plurality of video serial converters for outputting the multiplexed or demultiplexed signal.

Description

ＵＨＤ 다중 포맷 프로세싱 장치ＵHD multi-format processing unit
본 발명의 실시예는 UHD 다중 포맷 프로세싱 장치에 관한 것으로, 보다 상세하게는 여러 가지 형태의 4K UHD 방송용 인터페이스를 하나의 FPGA(Field Programmable Gate Array) 기반의 비디오 프로세싱을 통하여 다양한 전송 포맷으로 변환 가능한 UHD 다중 포맷 프로세싱 장치에 관한 것이다.An embodiment of the present invention relates to a UHD multi-format processing apparatus, and more particularly, UHD capable of converting various types of 4K UHD broadcasting interfaces into various transmission formats through a video processing based on a single field programmable gate array (FPGA). A multi-format processing apparatus.
본 발명의 실시예는 UHD 다중 포맷 프로세싱 장치에 관한 것으로, 보다 상세하게는 여러 가지 형태의 4K UHD 방송용 인터페이스를 하나의 FPGA(Field Programmable Gate Array) 기반의 비디오 프로세싱을 통하여 다양한 전송 포맷으로 변환 가능한 UHD 다중 포맷 프로세싱 장치에 관한 것이다.An embodiment of the present invention relates to a UHD multi-format processing apparatus, and more particularly, UHD capable of converting various types of 4K UHD broadcasting interfaces into various transmission formats through a video processing based on a single field programmable gate array (FPGA). A multi-format processing apparatus.
방송 기술의 발전에 따라 종전 아날로그 방송은 중단되고, 그대신 방송 품질이 우수하고 다양한 정보를 함께 전송할 수 있는 디지털 방송으로의 전환 및 보급이 빠르게 이루어지고 있으며 최근에는 초고선명(Ultra High Definition) 디지털 방송이 시험 방송을 시작하였다.With the development of broadcasting technology, analog broadcasting has been discontinued, and the conversion and dissemination of digital broadcasting that can transmit various information together with excellent broadcasting quality is being made rapidly, and recently, ultra high definition digital broadcasting. This test broadcast was started.
한편, UHD(Ultra High Definition)급 디지털 방송에 요구되는 인터페이스는 매우 다양한 규격을 가지고 있어 이를 하나의 기술로 쉽게 변환할 수 있는 비디오 처리 기술이 요구된다.Meanwhile, the interface required for ultra high definition (UHD) -class digital broadcasting has a wide variety of standards, and thus a video processing technology that can easily convert it into a single technology is required.
이에 SMPTE(Society of Motion Picture and Television Engineers) 에서는 12G-SDI 1포트로 구현하는 방식(SMPTE ST-2082-10), 6G-SDI 2 포트로 구현하는 방식(SMPTE ST-2081-11), 3G-SDI 4 포트로 구현하는 방식(SMPTE ST-425-5) 등의 다양한 4K 방송 규격을 규정해 놓았으며, 이와 같은 하나의 비디오 처리장치에서 비압축 형식의 방송 콘텐츠를 원하는 인터페이스로 변환 가능한 초고선명(UHD) 디지털 방송용 비디오 프로세싱 방법에 대한 요구가 높아지고 있다.So, SMPTE (Society of Motion Picture and Television Engineers) uses 12G-SDI 1 port (SMPTE ST-2082-10), 6G-SDI 2 port (SMPTE ST-2081-11), 3G- Various 4K broadcasting standards such as the SDI 4 port implementation method (SMPTE ST-425-5) are specified, and the ultra-high definition that can convert uncompressed broadcast contents into a desired interface in one video processing device UHD) There is a growing demand for video processing methods for digital broadcasting.
한편, 관련 선행기술로는 "다중 방송 채널 신호를 디멀티플렉싱하는 디지털 방송수신기의 디멀티플렉서 및 디멀티플렉싱 방법(한국 공개번호 10-2005-0079094: 공개일자: 2005년 08월 09일)"가 있다.Meanwhile, related prior arts include "demultiplexers and demultiplexing methods of digital broadcast receivers for demultiplexing multiple broadcast channel signals" (Korean Publication No. 10-2005-0079094: Publication Date: August 09, 2005).
본 발명은 전술한 문제를 해결하기 위해 안출된 것으로서, 본 발명에 따른 UHD 다중 포맷 프로세싱 장치는 여러 가지 형태의 4K UHD 방송용 인터페이스를 하나의 FPGA 기반의 비디오 프로세싱을 통하여 다양한 전송 포맷으로 변환하여, 하나의 비디오 처리장치에서 비압축 형식의 방송 콘텐츠를 원하는 인터페이스로 변환 가능한 초고선명(UHD) 디지털 방송용 비디오 프로세싱 방법을 제공하고자 한다.The present invention has been made to solve the above-described problem, the UHD multi-format processing apparatus according to the present invention converts various types of 4K UHD broadcasting interface to a variety of transmission formats through one FPGA-based video processing, The present invention provides a video processing method for ultra-high definition (UHD) digital broadcasting that can convert uncompressed broadcast content into a desired interface.
전술한 문제를 해결하기 위한 본 실시예에 따른 UHD 다중 포맷 프로세싱 장치는 UHD(Ultra High Definition) 방송 콘텐츠 중 비압축 형식의 영상 신호 및 음성 신호를 입력 받아 에러를 정정하고 왜곡을 개선하는 다수의 케이블 이퀄라이저(cable equalizer); 상기 에러와 왜곡이 개선된 비압축 형식의 영상 신호 및 음성 신호의 왜곡된 클록(clock)을 내부의 클록 신호로 동기화 시키는 다수의 리클로커(reclocker); 상기 내부의 클록 신호로 동기화된 상기 영상 신호 및 음성 신호를 80 비트(bit)의 영상 데이터와 I2S의 음성 데이터로 변환하는 다수의 디시리얼라이저(deserializer); 상기 80 비트(bit)의 영상 데이터의 ID 값을 감지하여 수정하는 다수의 입력 비디오 감지부; 상기 SDI의 ID 값이 수정된 80 비트(bit)의 영상 데이터와 상기 I2S의 음성 데이터를 다중화 또는 역다중화 처리하는 비디오 다중화 화 역다중프로세싱부; 상기 SDI의 ID 값이 수정된 80 비트(bit)의 영상 데이터와 상기 I2S의 음성 데이터의 동기신호를 생성하여 제공하는 동기신호 발생부; 및 상기 다중화 또는 역다중화 처리된 신호를 출력하는 다수의 비디오 직렬변환기;를 포함한다.The UHD multi-format processing apparatus according to the present embodiment for solving the above-described problem is a plurality of cables to correct the error and improve the distortion by receiving the uncompressed format video signal and audio signal of the Ultra High Definition (UHD) broadcast content Equalizer; A plurality of reclockers for synchronizing the distorted clocks of the uncompressed video and audio signals with improved error and distortion to internal clock signals; A plurality of deserializers for converting the video signal and the audio signal synchronized with the internal clock signal into 80 bits of video data and I2S audio data; A plurality of input video detectors for detecting and modifying ID values of the 80-bit image data; A video multiplexing demultiplexing unit configured to multiplex or demultiplex the 80-bit image data having the modified ID value of the SDI and the voice data of the I2S; A synchronization signal generator for generating and providing a synchronization signal between the 80-bit image data having the modified ID value of the SDI and the audio data of the I2S; And a plurality of video serializers for outputting the multiplexed or demultiplexed signals.
방송 콘텐츠 및 상기 다중화 또는 역다중본 발명의 다른 일실시예에 따르면, 상기 UHD(Ultra High Definitio화 처리된 신호는, 12G-SDI 1포트(port) 신호, 6G-SDI 2포트 신호, 3G-SDI 4포트 신호 또는 1.5G-SDI 4포트 신호일 수 있다. According to another embodiment of the broadcast content and the multiplexed or demultiplexed present invention, the UHD (Ultra High Definitio) processed signal may include a 12G-SDI 1 port signal, a 6G-SDI 2 port signal, and 3G-SDI. It may be a 4-port signal or a 1.5G-SDI 4-port signal.
본 발명의 다른 일실시예에 따르면, 상기 비디오 다중화 역다중화 프로세싱부는, 3G-SDI 4포트 신호를 12G-SDI 1포트 신호로 변환하거나, 6G-SDI 2포트 신호를 12G-SDI 1포트 신호로 변환하거나, 3G-SDI 4포트 신호를 6G-SDI 2포트 신호로 변환하거나, 1.5G-SDI 4포트 신호를 6G-SDI 1포트 신호로 변환할 수 있다.According to another embodiment of the present invention, the video multiplexing demultiplexing processing unit converts a 3G-SDI 4-port signal into a 12G-SDI 1-port signal or converts a 6G-SDI 2-port signal into a 12G-SDI 1-port signal. Alternatively, the 3G-SDI 4-port signal may be converted into a 6G-SDI 2-port signal, or the 1.5G-SDI 4-port signal may be converted into a 6G-SDI 1-port signal.
본 발명의 다른 일실시예에 따르면, 상기 비디오 다중화 역다중화 프로세싱부는, 12G-SDI 1포트 신호를 3G-SDI 4포트 신호로 변환하거나, 12G-SDI 1포트 신호를 6G-SDI 2포트 신호로 변환하거나, 6G-SDI 2포트 신호를 3G-SDI 4포트 신호로 변환하거나, 6G-SDI 1포트 신호를 1.5G-SDI 4포트 신호로 변환할 수 있다.According to another embodiment of the present invention, the video multiplexing demultiplexing processing unit converts a 12G-SDI 1-port signal into a 3G-SDI 4-port signal or converts a 12G-SDI 1-port signal into a 6G-SDI 2-port signal. Alternatively, the 6G-SDI 2-port signal may be converted into a 3G-SDI 4-port signal, or the 6G-SDI 1-port signal may be converted into a 1.5G-SDI 4-port signal.
본 발명의 실시예에 따른 UHD 다중 포맷 프로세싱 장치는 여러 가지 형태의 4K UHD 방송용 인터페이스를 하나의 FPGA 기반의 비디오 프로세싱을 통하여 다양한 전송 포맷으로 변환할 수 있으며, 이를 통해 하나의 비디오 처리장치에서 비압축 형식의 방송 콘텐츠를 원하는 인터페이스로 변환 가능한 초고선명(UHD) 디지털 방송용 비디오 프로세싱 방법을 제공할 수 있다.The UHD multi-format processing apparatus according to the embodiment of the present invention can convert various types of 4K UHD broadcasting interfaces into various transmission formats through one FPGA-based video processing, thereby uncompressing in one video processing apparatus. There is provided a video processing method for ultra-high definition (UHD) digital broadcasting that can convert broadcast content in a format into a desired interface.
도 1은 본 발명의 일실시예에 따른 UHD 다중 포맷 프로세싱 장치의 개념도이다.1 is a conceptual diagram of a UHD multi-format processing apparatus according to an embodiment of the present invention.
도 2는 본 발명의 일실시예에 따른 UHD 다중 포맷 프로세싱 장치의 UHD 다중 포맷 프로세싱 방법을 설명하기 위한 흐름도이다.2 is a flowchart illustrating a UHD multi-format processing method of the UHD multi-format processing apparatus according to an embodiment of the present invention.
도 3 및 도 4는 본 발명의 일실시예에 따른 UHD 다중 포맷 프로세싱 장치의 UHD 다중 포맷 프로세싱 방법을 설명하기 도면이다.3 and 4 are diagrams illustrating a UHD multi-format processing method of the UHD multi-format processing apparatus according to an embodiment of the present invention.
이하에서는 첨부한 도면을 참조하여 바람직한 본 발명의 일실시예에 대해서 상세히 설명한다. 다만, 실시형태를 설명함에 있어서, 관련된 공지 기능 혹은 구성에 대한 구체적인 설명이 본 발명의 요지를 불필요하게 흐릴 수 있다고 판단되는 경우 그에 대한 상세한 설명은 생략한다. 또한, 도면에서의 각 구성요소들의 크기는 설명을 위하여 과장될 수 있으며, 실제로 적용되는 크기를 의미하는 것은 아니다.Hereinafter, with reference to the accompanying drawings will be described in detail an embodiment of the present invention. However, in describing the embodiments, when it is determined that detailed descriptions of related known functions or configurations may unnecessarily obscure the subject matter of the present invention, detailed descriptions thereof will be omitted. In addition, the size of each component in the drawings may be exaggerated for description, it does not mean the size that is actually applied.
도 1은 본 발명의 일실시예에 따른 UHD 다중 포맷 프로세싱 장치의 개념도이다.1 is a conceptual diagram of a UHD multi-format processing apparatus according to an embodiment of the present invention.
도 1을 참조하여 본 발명의 일실시예에 따른 UHD 다중 포맷 프로세싱 장치의 구성을 설명하기로 한다.Referring to Figure 1 will be described the configuration of the UHD multi-format processing apparatus according to an embodiment of the present invention.
도 1에 도시된 바와 같이 본 발명의 일실시예에 따른 UHD 다중 포맷 프로세싱 장치(100)는 다수의 케이블 이퀄라이저(cable equalizer: 111, 112, 113, 114), 다수의 리클로커(reclocker: 121, 122, 123, 124), 다수의 디시리얼라이저(deserializer: 131, 132, 133, 134), 다수의 입력 비디오 감지부(141, 142, 143, 144), 비디오 다중화 역다중화 프로세싱부(150), 동기신호 발생부(160) 및 다수의 비디오 직렬변환기(171, 172, 173, 174)를 포함하여 구성된다.As shown in FIG. 1, the UHD multi-format processing apparatus 100 according to an exemplary embodiment of the present invention includes a plurality of cable equalizers 111, 112, 113, and 114, a plurality of reclockers 121, 122, 123, 124, a plurality of deserializers (131, 132, 133, 134), a plurality of input video detectors (141, 142, 143, 144), video multiplexing demultiplexing processing unit 150, synchronization signal And a generator 160 and a plurality of video serializers 171, 172, 173, and 174.
다수의 케이블 이퀄라이저(cable equalizer: 111, 112, 113, 114)는 UHD(Ultra High Definition) 방송 콘텐츠 중 비압축 형식의 영상 신호 및 음성 신호를 입력 받아 에러를 정정하고 왜곡을 개선한다.A plurality of cable equalizers 111, 112, 113, and 114 receive uncompressed video signals and audio signals among Ultra High Definition (UHD) broadcast contents to correct errors and improve distortion.
상기 다수의 케이블 이퀄라이저(cable equalizer: 111, 112, 113, 114)가 입력 받는 UHD(Ultra High Definition) 방송 콘텐츠 중 비압축 형식의 영상 신호 및 음성 신호는 3G-SDI 4포트 신호, 6G-SDI 2포트 신호, 3G-SDI 4포트 신호, 1.5G-SDI 4포트 신호일 수 있다.The uncompressed video and audio signals of UHD broadcast content input by the cable equalizers 111, 112, 113, and 114 are 3G-SDI 4-port signals and 6G-SDI 2. It may be a port signal, a 3G-SDI 4-port signal, or a 1.5G-SDI 4-port signal.
이와 같이 입력된 신호는 각각의 상기 케이블 이퀄라이저(cable equalizer: 111, 112, 113, 114)에서 에러와 왜곡이 개선되어, 각각 다수의 리클로커(reclocker: 121, 122, 123, 124)로 입력된다.The input signal is improved in error and distortion in each of the cable equalizers 111, 112, 113, and 114, and is input to a plurality of reclockers 121, 122, 123, and 124, respectively. .
상기 각각의 리클로커(reclocker: 121, 122, 123, 124)는 상기 에러와 왜곡이 개선된 비압축 형식의 영상 신호 및 음성 신호의 왜곡된 클록(clock)을 내부의 클록 신호로 동기화 시킨다.Each of the reclockers 121, 122, 123, and 124 synchronizes a distorted clock of the video signal and the audio signal of the uncompressed format, in which the error and distortion are improved, to an internal clock signal.
그에 따라, 다수의 리클로커(reclocker: 121, 122, 123, 124)는 각각 상기 내부의 클록 신호로 동기화된 상기 영상 신호 및 음성 신호를 80 비트(bit)의 영상 데이터와 I2S의 음성 데이터로 변환한다.Accordingly, a plurality of reclockers 121, 122, 123, and 124 convert the video signal and the audio signal synchronized with the internal clock signal to 80 bits of video data and I2S audio data, respectively. do.
다수의 입력 비디오 감지부(141, 142, 143, 144)는 각각 상기 80 비트(bit)의 영상 데이터의 ID 값을 감지하여 수정한다. 보다 상세하게 설명하면, 상기 다수의 입력 비디오 감지부(141, 142, 143, 144)는 각각 SMPTE(Society of Motion Picture and Television Engineers) ST 352에 명시되어 있는 SDI(Serial Digital Interface)의 ID 값을 자동으로 감지하여 수정할 수 있다.The plurality of input video detectors 141, 142, 143, and 144 detect and modify ID values of the 80-bit image data, respectively. In more detail, the plurality of input video detectors 141, 142, 143, and 144 respectively identify ID values of serial digital interfaces (SDIs) specified in the Society of Motion Picture and Television Engineers (SMPTE) ST 352. It can be detected and corrected automatically.
비디오 다중화 역다중화 프로세싱부(150)는 상기 SDI의 ID 값이 수정된 80 비트(bit)의 영상 데이터와 상기 I2S의 음성 데이터를 다중화 또는 역다중화 처리한다.The video multiplexing demultiplexing processing unit 150 multiplexes or demultiplexes the 80-bit image data in which the ID value of the SDI is modified and the audio data of the I2S.
이때, 동기신호 발생부(160)는 상기 SDI의 ID 값이 수정된 80 비트(bit)의 영상 데이터와 상기 I2S의 음성 데이터의 동기신호를 생성하여 제공하여 동기화되도록 한다.At this time, the synchronization signal generator 160 generates and provides a synchronization signal between the 80-bit image data of which the ID value of the SDI is modified and the audio data of the I2S to be synchronized.
다수의 비디오 직렬변환기(171, 172, 173, 174)는 각각 상기 다중화 또는 역다중화 처리된 신호를 인터페이스로 출력한다. 이때, 상기 다중화 또는 역다중화 처리되어 출력되는 신호는 12G-SDI 1포트(port) 신호, 6G-SDI 2포트 신호, 3G-SDI 4포트 신호 또는 1.5G-SDI 4포트 신호로 구성될 수 있다.The plurality of video serializers 171, 172, 173, and 174 respectively output the multiplexed or demultiplexed signals to the interface. In this case, the multiplexed or demultiplexed signal may be output as a 12G-SDI 1 port signal, a 6G-SDI 2 port signal, a 3G-SDI 4 port signal or a 1.5G-SDI 4 port signal.
도 2는 본 발명의 일실시예에 따른 UHD 다중 포맷 프로세싱 장치의 UHD 다중 포맷 프로세싱 방법을 설명하기 위한 흐름도이다.2 is a flowchart illustrating a UHD multi-format processing method of the UHD multi-format processing apparatus according to an embodiment of the present invention.
또한, 도 3 및 도 4는 본 발명의 일실시예에 따른 UHD 다중 포맷 프로세싱 장치의 UHD 다중 포맷 프로세싱 방법을 설명하기 도면이다.3 and 4 are diagrams for describing a UHD multi-format processing method of the UHD multi-format processing apparatus according to an embodiment of the present invention.
이후부터는 도 2 내지 도 4를 참조하여 본 발명의 일실시예에 따른 UHD 다중 포맷 프로세싱 장치의 UHD 다중 포맷 프로세싱 방법을 설명하기로 한다.Hereinafter, the UHD multi-format processing method of the UHD multi-format processing apparatus according to an embodiment of the present invention will be described with reference to FIGS. 2 to 4.
먼저, 다수의 케이블 이퀄라이저(cable equalizer)가 UHD(Ultra High Definition) 방송 콘텐츠 중 비압축 형식의 영상 신호 및 음성 신호를 입력 받아 에러를 정정하고 왜곡을 개선한다(S410).First, a plurality of cable equalizers receive an uncompressed video signal and an audio signal among ultra high definition (UHD) broadcasting contents to correct an error and improve distortion (S410).
이때, 상기 다수의 케이블 이퀄라이저(cable equalizer)는 입력 받는 UHD(Ultra High Definition) 방송 콘텐츠 중 비압축 형식의 영상 신호 및 음성 신호는 3G-SDI 4포트 신호, 6G-SDI 2포트 신호, 3G-SDI 4포트 신호, 1.5G-SDI 4포트 신호를 입력 받을 수 있다.In this case, among the plurality of cable equalizers, the uncompressed video and audio signals of the UHD broadcast content are 3G-SDI 4-port signals, 6G-SDI 2-port signals, and 3G-SDI. 4 port signal, 1.5G-SDI 4 port signal can be input.
이와 같이 입력된 신호는 각각의 상기 케이블 이퀄라이저(cable equalizer)에서 에러와 왜곡이 개선되어, 각각 다수의 리클로커(reclocker)로 입력된다.The input signal is improved in error and distortion in each of the cable equalizers, and is input to a plurality of reclockers.
상기 각각의 리클로커(reclocker)가 상기 에러와 왜곡이 개선된 비압축 형식의 영상 신호 및 음성 신호의 왜곡된 클록(clock)을 내부의 클록 신호로 동기화 시킨다(S420).Each reclocker synchronizes a distorted clock of an uncompressed video signal and an audio signal having an improved error and distortion with an internal clock signal (S420).
이후, 다수의 리클로커(reclocker)가 각각 상기 내부의 클록 신호로 동기화된 상기 영상 신호 및 음성 신호를 80 비트(bit)의 영상 데이터와 I2S의 음성 데이터로 변환한다(S430).Subsequently, a plurality of reclockers converts the video signal and the audio signal synchronized with the internal clock signal into 80-bit video data and I2S audio data (S430).
이후에는, 다수의 입력 비디오 감지부가 각각 상기 80 비트(bit)의 영상 데이터의 SDI(Serial Digital Interface)의 ID 값을 감지하여 수정한다(S440). 보다 상세하게 설명하면, 상기 다수의 입력 비디오 감지부(는 각각 SMPTE(Society of Motion Picture and Television Engineers) ST 352에 명시되어 있는 SDI의 ID 값을 자동으로 감지하여 수정할 수 있다.Thereafter, the plurality of input video detectors respectively detect and modify an ID value of the SDI (Serial Digital Interface) of the 80-bit image data (S440). In more detail, the plurality of input video detectors may automatically detect and modify ID values of SDIs specified in the Society of Motion Picture and Television Engineers (SMPTE) ST 352, respectively.
이후, 비디오 다중화 역다중화 프로세싱부가 상기 SDI의 ID 값이 수정된 80 비트(bit)의 영상 데이터와 상기 I2S의 음성 데이터를 다중화 또는 역다중화 처리한다(S450).Thereafter, the video multiplexing demultiplexing processing unit multiplexes or demultiplexes the video data of 80 bits in which the ID value of the SDI is modified and the audio data of the I2S (S450).
예를 들어, 상기 동기신호 발생부는 다중화(Mux) 시에는, 도 3의 (a)에서와 같이 3Gb/s 4포트 신호를 12Gb/s 1포트 신호로 변환하거나, 도 3의 (b)에서와 같이 6Gb/s 2포트 신호를 12Gb/s 1포트 신호로 변환하거나, 도 3의 (c)에서와 같이 3Gb/s 4포트 신호를 6Gb/s 2포트 신호로 변환하거나, 도 3의 (d)에서와 같이 1.5Gb/s 4포트 신호를 6Gb/s 1포트 신호로 변환할 수 있다.For example, the synchronization signal generation unit converts a 3Gb / s 4-port signal into a 12Gb / s 1-port signal as shown in FIG. 3A when multiplexed, or in FIG. 3B. Similarly, the 6Gb / s 2-port signal is converted into a 12Gb / s 1-port signal, or the 3Gb / s 4-port signal is converted into a 6Gb / s 2-port signal as shown in (c) of FIG. 3, or (d) of FIG. As shown in Fig. 1, the 1.5Gb / s 4-port signal can be converted into a 6Gb / s 1-port signal.
그리고, 상기 동기신호 발생부는 역다중화(Demux) 시에는, 도 4의 (a)에서와 같이 12Gb/s 1포트 신호를 3Gb/s 4포트 신호로 변환하거나, 도 4의 (b)에서와 같이 12Gb/s 2포트 신호를 6Gb/s 2포트 신호로 변환하거나, 도 4의 (c)에서와 같이 6Gb/s 2포트 신호를 3Gb/s 4포트 신호로 변환하거나, 도 4의 (d)에서와 같이 6Gb/s 1포트 신호를 1.5Gb/s 4포트 신호로 변환할 수 있다.In the demux, the synchronization signal generator converts a 12Gb / s 1 port signal to a 3Gb / s 4 port signal as shown in FIG. 4A, or as shown in FIG. 4B. Convert 12Gb / s 2-port signal into 6Gb / s 2-port signal, convert 6Gb / s 2-port signal into 3Gb / s 4-port signal as shown in (c) of FIG. 4, or (d) in FIG. 6Gb / s 1-port signal can be converted into 1.5Gb / s 4-port signal as shown in FIG.
또한, 동기신호 발생부가 상기 영상 데이터의 ID 값이 수정된 80 비트(bit)의 영상 데이터와 상기 I2S의 음성 데이터의 동기신호를 생성하여 제공하여 동기화되도록 한다(S460).In addition, the synchronization signal generator generates and provides a synchronization signal between the 80-bit image data in which the ID value of the image data is modified and the I2S audio data to be synchronized (S460).
이후, 다수의 비디오 직렬변환기가 각각 상기 다중화 또는 역다중화 처리된 신호를 SDI(Serial Digital Interface) 인터페이스로 출력한다(S470). 이때, 상기 다중화 또는 역다중화 처리되어 출력되는 신호는 12G-SDI 1포트(port) 신호, 6G-SDI 2포트 신호, 3G-SDI 4포트 신호 또는 1.5G-SDI 4포트 신호로 구성될 수 있다.Thereafter, the plurality of video serial converters output the multiplexed or demultiplexed signals to the SDI interface (S470). In this case, the multiplexed or demultiplexed signal may be output as a 12G-SDI 1 port signal, a 6G-SDI 2 port signal, a 3G-SDI 4 port signal or a 1.5G-SDI 4 port signal.
따라서, 본 발명의 실시예에 따른 UHD 다중 포맷 프로세싱 장치는 여러 가지 형태의 4K UHD 방송용 인터페이스를 하나의 FPGA 기반의 비디오 프로세싱을 통하여 다양한 전송 포맷으로 변환할 수 있으며, 이를 통해 하나의 비디오 처리장치에서 비압축 형식의 방송 콘텐츠를 원하는 인터페이스로 변환 가능한 초고선명(UHD) 디지털 방송용 비디오 프로세싱 방법을 제공할 수 있다.Therefore, the UHD multi-format processing apparatus according to the embodiment of the present invention can convert various types of 4K UHD broadcasting interfaces into various transmission formats through one FPGA-based video processing, thereby allowing one video processing apparatus to There is provided a video processing method for ultra-high definition (UHD) digital broadcasting that can convert uncompressed broadcast content into a desired interface.
전술한 바와 같은 본 발명의 상세한 설명에서는 구체적인 실시예에 관해 설명하였다. 그러나 본 발명의 범주에서 벗어나지 않는 한도 내에서는 여러 가지 변형이 가능하다. 본 발명의 기술적 사상은 본 발명의 전술한 실시예에 국한되어 정해져서는 안 되며, 특허청구범위뿐만 아니라 이 특허청구범위와 균등한 것들에 의해 정해져야 한다.In the detailed description of the invention as described above, specific embodiments have been described. However, many modifications are possible without departing from the scope of the invention. The technical spirit of the present invention should not be limited to the above-described embodiments of the present invention, but should be determined not only by the claims, but also by those equivalent to the claims.

Claims (4)

  1. UHD(Ultra High Definition) 방송 콘텐츠 중 비압축 형식의 영상 신호 및 음성 신호를 입력 받아 에러를 정정하고 왜곡을 개선하는 다수의 케이블 이퀄라이저(cable equalizer);A plurality of cable equalizers that receive an uncompressed video signal and an audio signal among UHD broadcast contents to correct errors and improve distortion;
    상기 에러와 왜곡이 개선된 비압축 형식의 영상 신호 및 음성 신호의 왜곡된 클록(clock)을 내부의 클록 신호로 동기화 시키는 다수의 리클로커(reclocker);A plurality of reclockers for synchronizing the distorted clocks of the uncompressed video and audio signals with improved error and distortion to internal clock signals;
    상기 내부의 클록 신호로 동기화된 상기 영상 신호 및 음성 신호를 80 비트(bit)의 영상 데이터와 I2S의 음성 데이터로 변환하는 다수의 디시리얼라이저(deserializer);A plurality of deserializers for converting the video signal and the audio signal synchronized with the internal clock signal into 80 bits of video data and I2S audio data;
    상기 80 비트(bit)의 영상 데이터의 SDI(Serial Digital Interface)의 ID 값을 감지하여 수정하는 다수의 입력 비디오 감지부;A plurality of input video detectors for detecting and modifying an ID value of a serial digital interface (SDI) of the 80-bit image data;
    상기 SDI의 ID 값이 수정된 80 비트(bit)의 영상 데이터와 상기 I2S의 음성 데이터를 다중화 또는 역다중화 처리하는 비디오 다중화 역다중화 프로세싱부;A video multiplexing demultiplexing processor for multiplexing or demultiplexing the video data of the 80 bits and the I2S audio data whose ID value of the SDI is modified;
    상기 SDI의 ID 값이 수정된 80 비트(bit)의 영상 데이터와 상기 I2S의 음성 데이터의 동기신호를 생성하여 제공하는 동기신호 발생부; 및A synchronization signal generator for generating and providing a synchronization signal between the 80-bit image data having the modified ID value of the SDI and the audio data of the I2S; And
    상기 다중화 또는 역다중화 처리된 신호를 출력하는 다수의 비디오 직렬변환기;A plurality of video serializers for outputting the multiplexed or demultiplexed signals;
    를 포함하는 UHD 다중 포맷 프로세싱 장치.UHD multi-format processing apparatus comprising a.
  2. 청구항 1에 있어서,The method according to claim 1,
    상기 UHD(Ultra High Definition) 방송 콘텐츠 및 상기 다중화 또는 역다중화 처리된 신호는,The UHD (Ultra High Definition) broadcast content and the multiplexed or demultiplexed signal,
    12G-SDI 1포트(port) 신호, 6G-SDI 2포트 신호, 3G-SDI 4포트 신호 또는 1.5G-SDI 4포트 신호인 UHD 다중 포맷 프로세싱 장치.UHD multi-format processing unit, 12G-SDI 1 port signal, 6G-SDI 2 port signal, 3G-SDI 4 port signal or 1.5G-SDI 4 port signal.
  3. 청구항 1에 있어서,The method according to claim 1,
    상기 비디오 다중화 역다중화 프로세싱부는,The video multiplexing demultiplexing processing unit,
    3G-SDI 4포트 신호를 12G-SDI 1포트 신호로 변환하거나,Converts 3G-SDI 4-port signals to 12G-SDI 1-port signals, or
    6G-SDI 2포트 신호를 12G-SDI 1포트 신호로 변환하거나,Converts 6G-SDI 2-port signal to 12G-SDI 1-port signal, or
    3G-SDI 4포트 신호를 6G-SDI 2포트 신호로 변환하거나,Converts 3G-SDI 4-port signals to 6G-SDI 2-port signals, or
    1.5G-SDI 4포트 신호를 6G-SDI 1포트 신호로 변환하는 UHD 다중 포맷 프로세싱 장치.UHD multi-format processing unit that converts 1.5G-SDI 4-port signals into 6G-SDI 1-port signals.
  4. 청구항 1에 있어서,The method according to claim 1,
    상기 비디오 다중화 역다중화 프로세싱부는,The video multiplexing demultiplexing processing unit,
    12G-SDI 1포트 신호를 3G-SDI 4포트 신호로 변환하거나,Converts 12G-SDI 1-port signal to 3G-SDI 4-port signal, or
    12G-SDI 1포트 신호를 6G-SDI 2포트 신호로 변환하거나,Convert 12G-SDI 1 port signal to 6G-SDI 2 port signal, or
    6G-SDI 2포트 신호를 3G-SDI 4포트 신호로 변환하거나,Converts 6G-SDI 2-port signals to 3G-SDI 4-port signals, or
    6G-SDI 1포트 신호를 1.5G-SDI 4포트 신호로 변환하는 UHD 다중 포맷 프로세싱 장치.UHD multi-format processing unit that converts 6G-SDI 1-port signals to 1.5G-SDI 4-port signals.
PCT/KR2016/011789 2016-10-12 2016-10-20 Uhd multi-format processing device WO2018070580A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR1020160131769A KR101793974B1 (en) 2016-10-12 2016-10-12 Ultra high definition multi format processing unit
KR10-2016-0131769 2016-10-12

Publications (1)

Publication Number Publication Date
WO2018070580A1 true WO2018070580A1 (en) 2018-04-19

Family

ID=60384427

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/KR2016/011789 WO2018070580A1 (en) 2016-10-12 2016-10-20 Uhd multi-format processing device

Country Status (2)

Country Link
KR (1) KR101793974B1 (en)
WO (1) WO2018070580A1 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109451201A (en) * 2018-12-10 2019-03-08 厦门视诚科技有限公司 A kind of SDI high image quality synchronization de interlacing system and method
CN114710639A (en) * 2022-06-06 2022-07-05 广东欧谱曼迪科技有限公司 Video signal conversion system, method and device

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110103404A1 (en) * 2009-11-03 2011-05-05 Maxim Integrated Products, Inc. System and method for transmitting audio data over serial link
US20140211094A1 (en) * 2013-01-28 2014-07-31 Sony Corporation Image transmitting circuit, image receiving circuit, communication system, and method of transmitting image
KR20150122435A (en) * 2014-04-23 2015-11-02 주식회사 오티콤 System of optical transmission for broadcast signal and method thereof
KR101571271B1 (en) * 2015-07-23 2015-11-24 (주)캐스트윈 Multi Format Ultra High Definition HEVC Encoder/Transcoder

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110103404A1 (en) * 2009-11-03 2011-05-05 Maxim Integrated Products, Inc. System and method for transmitting audio data over serial link
US20140211094A1 (en) * 2013-01-28 2014-07-31 Sony Corporation Image transmitting circuit, image receiving circuit, communication system, and method of transmitting image
KR20150122435A (en) * 2014-04-23 2015-11-02 주식회사 오티콤 System of optical transmission for broadcast signal and method thereof
KR101571271B1 (en) * 2015-07-23 2015-11-24 (주)캐스트윈 Multi Format Ultra High Definition HEVC Encoder/Transcoder

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
"LMH1219 Low Power 12G UHD Adaptive Cable Equalizer with Integrated Reclocker", TEXAS INSTRUMENTS, 14 March 2016 (2016-03-14), XP055603870, Retrieved from the Internet <URL:http://www.ti.com/lit/ds/symlink/lmh1219.pdf> *

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109451201A (en) * 2018-12-10 2019-03-08 厦门视诚科技有限公司 A kind of SDI high image quality synchronization de interlacing system and method
CN109451201B (en) * 2018-12-10 2023-01-06 厦门视诚科技有限公司 SDI high-definition synchronous de-interlacing system and method
CN114710639A (en) * 2022-06-06 2022-07-05 广东欧谱曼迪科技有限公司 Video signal conversion system, method and device

Also Published As

Publication number Publication date
KR101793974B1 (en) 2017-11-06

Similar Documents

Publication Publication Date Title
JP4702402B2 (en) Signal transmitting apparatus, signal transmitting method, signal receiving apparatus, and signal receiving method
JP4114658B2 (en) Data transmitting apparatus and data receiving apparatus
US8854540B2 (en) Signal transmission apparatus, signal transmission method, signal reception apparatus, signal reception method, and signal transmission system
US20100007787A1 (en) Signal transmitting device and signal transmitting method
US8982959B2 (en) Signal transmission apparatus, signal transmission method, signal reception apparatus, signal reception method, and signal transmission system
US8422547B2 (en) Transmission apparatus, transmission method, reception apparatus, reception method and signal transmission system
JP2008042408A (en) Signal processor and signal processing method
JP2013517696A (en) Multi-channel signal transmission and detection in reduced channel format
US9071375B2 (en) Signal transmitting apparatus, signal transmitting method, signal receiving apparatus, signal receiving method, and signal transmission system
WO2011037406A2 (en) Method and system for wireless communication of audio in wireless networks
KR100809676B1 (en) Receiving method, receiving device and transmission system
WO2012161556A2 (en) Method and apparatus for controlling a data rate in a wireless communication system
US20130208812A1 (en) High-speed interface for ancillary data for serial digital interface applications
WO2018070580A1 (en) Uhd multi-format processing device
WO2013151383A1 (en) Method of transmitting plurality of asynchronous digital signals
CN108766386B (en) Device for receiving signals from a source device
US9559882B2 (en) Apparatus and methods for flexible provision of control data in large data structures
WO2018151353A1 (en) Uhd signal deserializing and data processing device
US7839307B2 (en) Video serializer and deserializer with mapping conversion
CN201414201Y (en) Broadcast level monitor with function of audio de-embedding
JP2008028651A (en) Signal processor and signal processing method
JP2014050079A (en) Television camera system
JP7068787B2 (en) Video signal transmitter
JP2006074546A (en) Data receiver
Crepaldi et al. A multistandard digital HD/SD audio multiplexer with modular ancillary packet substitution

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16918598

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16918598

Country of ref document: EP

Kind code of ref document: A1