WO2018018424A1 - Procédé de régulation de température et système sur puce associé - Google Patents
Procédé de régulation de température et système sur puce associé Download PDFInfo
- Publication number
- WO2018018424A1 WO2018018424A1 PCT/CN2016/091785 CN2016091785W WO2018018424A1 WO 2018018424 A1 WO2018018424 A1 WO 2018018424A1 CN 2016091785 W CN2016091785 W CN 2016091785W WO 2018018424 A1 WO2018018424 A1 WO 2018018424A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- threads
- chip
- core
- temperature control
- allocation policy
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/50—Allocation of resources, e.g. of the central processing unit [CPU]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/30—Monitoring
Definitions
- the present invention relates to the field of electronic chips, and in particular, to a chip-based temperature control method and system.
- the chip also has its own unique place. In a broad sense, as long as it is a semiconductor wafer manufactured by microfabrication, it can be called a chip, and there is no circuit inside.
- a semiconductor light source chip for example, a mechanical chip such as a MEMS gyroscope; or a biochip such as a DNA chip.
- the intersection of the chip and the integrated circuit is on the "circuit on the silicon wafer.”
- the chipset is a series of interrelated chipsets that are interdependent and can play a bigger role, such as the processor inside the computer and the North-South Bridge chipset, the RF, baseband and power management chipset in the phone. .
- a chip-based temperature control method is provided, which solves the shortcomings of the prior art that temperature calculation and management cannot be realized.
- a chip-based temperature control method comprising the steps of:
- the temperature of each core is calculated based on the number of threads for temperature control.
- the obtaining, according to the allocation policy, the number of threads of each kernel is specific, including:
- the number of threads per core is allocated according to the load balancing allocation policy.
- the obtaining, according to the allocation policy, the number of threads of each kernel is specific, including:
- the number of threads per core is allocated based on the number-averaged allocation policy.
- a chip-based temperature control system comprising:
- the obtaining unit is configured to acquire a total thread of the multi-core chip
- An allocation unit for knowing the number of threads of each kernel according to an allocation policy
- the allocating unit is specifically configured to allocate a number of threads of each core according to a load balancing allocation policy.
- the allocating unit is specifically configured to allocate a number of threads of each core according to a quantity-averaged allocation policy.
- the technical solution provided by the specific embodiment of the present invention acquires the total thread of the multi-core chip, learns the number of threads of each core according to the allocation strategy, calculates the temperature of each core according to the number of threads, and therefore has the function of implementing chip-based temperature control and management. advantage.
- FIG. 1 is a flow chart of a chip-based temperature control method provided by the present invention.
- FIG. 2 is a structural diagram of a chip-based temperature control system provided by the present invention.
- FIG. 1 is a flowchart of a chip-based temperature control method according to a first preferred embodiment of the present invention. The method is implemented by an electronic chip. The method is as shown in FIG. 1 and includes the following steps:
- Step S101 Acquire a total thread of the multi-core chip
- Step S102 Obtain a number of threads of each kernel according to an allocation policy.
- Step S103 Calculate the temperature of each core according to the number of threads to perform temperature control.
- the technical solution provided by the specific embodiment of the present invention acquires the total thread of the multi-core chip, learns the number of threads of each core according to the allocation strategy, calculates the temperature of each core according to the number of threads, and therefore has the function of implementing chip-based temperature control and management. advantage.
- the implementation method of the foregoing step S102 may be specifically:
- the number of threads per core is allocated according to the load balancing allocation policy.
- the implementation method of the foregoing step S103 may be specifically:
- the number of threads per core is allocated based on the number-averaged allocation policy.
- FIG. 2 is a chip-based temperature control system according to a second preferred embodiment of the present invention.
- the system includes:
- the obtaining unit 201 is configured to acquire a total thread of the multi-core chip
- the allocating unit 202 is configured to learn the number of threads of each kernel according to the allocation policy
- the calculation control unit 203 is configured to calculate the temperature of each core according to the number of threads for temperature control.
- the technical solution provided by the specific embodiment of the present invention acquires the total thread of the multi-core chip, learns the number of threads of each core according to the allocation strategy, calculates the temperature of each core according to the number of threads, and therefore has the function of implementing chip-based temperature control and management. advantage.
- the foregoing allocating unit 202 is specifically configured to allocate a number of threads of each core according to a load balancing allocation policy.
- the foregoing allocating unit 202 is specifically configured to allocate, according to the number-averaged allocation policy, the number of threads of each core.
- Computer readable media includes both computer storage media and communication media including any medium that facilitates transfer of a computer program from one location to another.
- a storage medium may be any available media that can be accessed by a computer.
- the computer readable medium may include random access memory (Random) Access Memory, RAM), Read-Only Memory (ROM), Electrically Erasable Programmable Read Only Memory (Electrically Erasable Programmable Read-Only Memory, EEPROM), Compact Disc Read-Only Memory, CD-ROM, or other optical disc storage, magnetic storage medium or other magnetic storage device, or any other medium that can be used to carry or store desired program code in the form of instructions or data structures and that can be accessed by a computer. Also. Any connection may suitably be a computer readable medium.
- a disk and a disc include a compact disc (CD), a laser disc, a compact disc, a digital versatile disc (DVD), a floppy disk, and a Blu-ray disc, wherein the disc is usually magnetically copied, and the disc is The laser is used to optically replicate the data. Combinations of the above should also be included within the scope of the computer readable media.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Control Of Temperature (AREA)
Abstract
L'invention concerne un procédé de régulation de température et un système sur puce associé. Le procédé comprend les étapes suivantes : l'obtention du nombre total de fils d'une puce à noyaux multiples (S101) ; l'apprentissage, selon une stratégie d'attribution, d'une quantité de fils de chaque noyau (S102) ; et le calcul, en fonction de la quantité de fils, de la température de chaque noyau (S103). La solution technique selon l'invention permet avantageusement la gestion et la régulation de température.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2016/091785 WO2018018424A1 (fr) | 2016-07-26 | 2016-07-26 | Procédé de régulation de température et système sur puce associé |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/CN2016/091785 WO2018018424A1 (fr) | 2016-07-26 | 2016-07-26 | Procédé de régulation de température et système sur puce associé |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2018018424A1 true WO2018018424A1 (fr) | 2018-02-01 |
Family
ID=61015316
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/CN2016/091785 WO2018018424A1 (fr) | 2016-07-26 | 2016-07-26 | Procédé de régulation de température et système sur puce associé |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2018018424A1 (fr) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112485645A (zh) * | 2020-11-30 | 2021-03-12 | 海光信息技术股份有限公司 | 芯片测试温度控制方法、控制***、温控板卡及测试*** |
CN112514340A (zh) * | 2018-08-03 | 2021-03-16 | 中兴通讯股份有限公司 | 多结构参考信号 |
Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040128663A1 (en) * | 2002-12-31 | 2004-07-01 | Efraim Rotem | Method and apparatus for thermally managed resource allocation |
CN1894668A (zh) * | 2004-03-29 | 2007-01-10 | 索尼计算机娱乐公司 | 处理器、多处理器***、处理器***、信息处理装置和温度控制方法 |
CN101076770A (zh) * | 2004-09-28 | 2007-11-21 | 英特尔公司 | 根据可用并行数目改变每条指令能量的方法和设备 |
CN101256515A (zh) * | 2008-03-11 | 2008-09-03 | 浙江大学 | 多核处理器操作***负载均衡的实现方法 |
CN101916209A (zh) * | 2010-08-06 | 2010-12-15 | 华东交通大学 | 一种多核处理器集群任务资源分配方法 |
CN106294063A (zh) * | 2016-07-26 | 2017-01-04 | 张升泽 | 基于芯片的温度控制方法及*** |
-
2016
- 2016-07-26 WO PCT/CN2016/091785 patent/WO2018018424A1/fr active Application Filing
Patent Citations (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20040128663A1 (en) * | 2002-12-31 | 2004-07-01 | Efraim Rotem | Method and apparatus for thermally managed resource allocation |
CN1894668A (zh) * | 2004-03-29 | 2007-01-10 | 索尼计算机娱乐公司 | 处理器、多处理器***、处理器***、信息处理装置和温度控制方法 |
CN101076770A (zh) * | 2004-09-28 | 2007-11-21 | 英特尔公司 | 根据可用并行数目改变每条指令能量的方法和设备 |
CN101256515A (zh) * | 2008-03-11 | 2008-09-03 | 浙江大学 | 多核处理器操作***负载均衡的实现方法 |
CN101916209A (zh) * | 2010-08-06 | 2010-12-15 | 华东交通大学 | 一种多核处理器集群任务资源分配方法 |
CN106294063A (zh) * | 2016-07-26 | 2017-01-04 | 张升泽 | 基于芯片的温度控制方法及*** |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN112514340A (zh) * | 2018-08-03 | 2021-03-16 | 中兴通讯股份有限公司 | 多结构参考信号 |
CN112514340B (zh) * | 2018-08-03 | 2022-06-17 | 中兴通讯股份有限公司 | 多结构参考信号 |
CN112485645A (zh) * | 2020-11-30 | 2021-03-12 | 海光信息技术股份有限公司 | 芯片测试温度控制方法、控制***、温控板卡及测试*** |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2018018424A1 (fr) | Procédé de régulation de température et système sur puce associé | |
WO2018018371A1 (fr) | Procédé et système de calcul de tension de puce multi-cœur | |
WO2018018372A1 (fr) | Procédé et système de calcul d'un courant dans une puce électronique | |
WO2018018373A1 (fr) | Procédé et système de calcul d'énergie pour puces multi-cœur | |
WO2018018425A1 (fr) | Procédé et système d'attribution de fils d'une puce à noyaux multiples | |
WO2018018427A1 (fr) | Procédé et système de programmation multitâche basés sur une puce à noyaux multiples | |
WO2018018426A1 (fr) | Procédé et système d'attribution de charge entre des processeurs multicoeur | |
WO2018032257A1 (fr) | Procédé et système de régulation de puissance de sorties multiples de climatisation pour campus | |
WO2018032335A1 (fr) | Procédé et système de fermeture d'applications de téléphone mobile | |
WO2018014186A1 (fr) | Procédé et système de stockage de courant pour puce électronique | |
WO2018014185A1 (fr) | Procédé et système de mémorisation de tension pour puce électronique | |
WO2017219298A1 (fr) | Procédé et système permettant de stocker un signal d'une puce électronique | |
WO2017219300A1 (fr) | Procédé et système d'accumulation de l'énergie d'une puce électronique | |
WO2018018448A1 (fr) | Procédé et système pour abaisser la température d'une puce | |
WO2018018450A1 (fr) | Procédé et système d'application d'une limite de courant à utiliser dans une puce multicœur | |
WO2018018449A1 (fr) | Procédé et système de réduction de tension basés sur une puce multicœur | |
WO2018018452A1 (fr) | Procédé et système d'application de balance de charge dans une puce à noyaux multiples | |
WO2018018495A1 (fr) | Procédé et système de commande de la quantité de ventilation multi-intervalle d'une puce électronique | |
WO2018014300A1 (fr) | Procédé et système de mise en œuvre d'énergie pour une puce multi-cœur | |
WO2018018491A1 (fr) | Procédé et système d'attribution d'une tension d'une puce électronique dans une pluralité d'intervalles | |
WO2018027714A1 (fr) | Procédé et système de réservation de classe de cours de musique en ligne | |
WO2018018492A1 (fr) | Procédé et système d'attribution d'un courant dans une pluralité d'intervalles à l'intérieur d'une puce multicœur | |
WO2018018451A1 (fr) | Procédé et système de répartition de puissance dans une puce électronique | |
WO2018014299A1 (fr) | Procédé et système de distribution de courant dans une pluralité de cœurs | |
WO2018014298A1 (fr) | Procédé et système de distribution interne de tension pour puce électronique |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 16910005 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
32PN | Ep: public notification in the ep bulletin as address of the adressee cannot be established |
Free format text: NOTING OF LOSS OF RIGHTS PURSUANT TO RULE 112(1) EPC (EPO FORM 1205A DATED 05.07.2019) |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 16910005 Country of ref document: EP Kind code of ref document: A1 |