WO2016201983A1 - 管理光模块的使能状态的方法和装置 - Google Patents

管理光模块的使能状态的方法和装置 Download PDF

Info

Publication number
WO2016201983A1
WO2016201983A1 PCT/CN2016/071977 CN2016071977W WO2016201983A1 WO 2016201983 A1 WO2016201983 A1 WO 2016201983A1 CN 2016071977 W CN2016071977 W CN 2016071977W WO 2016201983 A1 WO2016201983 A1 WO 2016201983A1
Authority
WO
WIPO (PCT)
Prior art keywords
optical module
register
qsfp
information
operation signal
Prior art date
Application number
PCT/CN2016/071977
Other languages
English (en)
French (fr)
Inventor
蔡国龙
Original Assignee
中兴通讯股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 中兴通讯股份有限公司 filed Critical 中兴通讯股份有限公司
Publication of WO2016201983A1 publication Critical patent/WO2016201983A1/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication
    • H04B10/40—Transceivers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation

Definitions

  • This application relates to, but is not limited to, the field of communications.
  • TXDISABLE means that the optical module sends and disables the enable function.
  • the TXDISABLE function directly controls the signal transmission switch of the optical module.
  • a TXDISABLE pin is designed in the external circuit interface. In the communication circuit design, the system obtains the light state of the optical module by monitoring and controlling the level value of the TXDISABLE pin, and can operate the TXDISABLE. The level state of the pin is used to control the optical port switching function of the optical module.
  • the QSFP (Quad Small Form-factor Pluggable) + optical module package structure is not designed with the TXDISABLE pin, but its TXDISABLE state is built into the TXDISABLE register of the optical module. And need to access and operate this register through the external IIC bus to achieve the acquisition and control of the TXDISABLE state of the QSFP+ optical module, which causes the system to directly call the general interface to monitor and operate the QSFP+ optical module TXDISABLE pin to control like other optical modules.
  • Optical port switch function of QSFP+ optical module Controls the function of QSFP+ optical module communication.
  • This document provides a method and apparatus for managing the enabled state of an optical module to manage the enable state of the TXDISABLE pin of the QSFP+ optical module.
  • a method for managing an enabled state of an optical module includes:
  • the method further includes:
  • sending the enabling information to the QSFP+ optical module includes:
  • the write operation signal is sent to the QSFP+ optical module through the integrated circuit bus IIC.
  • the method before the sending the information to the QSFP+ optical module, the method further includes:
  • a device for managing an enabled state of an optical module the device being connected to a QSFP+ optical module, wherein the device comprises:
  • the first register is set to: the optical module of the QSFP+ optical module sends a shutdown function, and remembers Recording the enabling information of the optical module sending the shutdown function;
  • the processor is configured to: when receiving the management request, manage the enabling information in the register according to the received management request; if the enabling information changes, send the enabling to the QSFP+ optical module information.
  • the processor is further configured to: set an initial value of the enabling information in the first register to 1.
  • the processor is configured to: determine whether the enabling information changes by:
  • the processor is configured to: generate a write operation signal, and send the write operation signal to the QSFP+ optical module through an IIC bus, where the write operation signal is used to modify the QSFP+ optical module The enabled state of the optical module shutdown function.
  • the device further includes:
  • the first sub-protection register is set to: record information on whether the IIC bus is occupied, wherein a value of 0 indicates that the IIC bus is not occupied, wherein a value of 1 indicates that the IIC bus is occupied;
  • a second sub-protection register configured to: record whether the processor is sending a write operation signal to a corresponding one of the optical module sending the shutdown pin in the QSFP+ optical module, where a value of 0 indicates that the processor does not send The write operation signal, the value 1 indicates that the processor is transmitting the write operation signal;
  • the total protection register is set to: perform or operate on the values in the first sub-protection register and the second sub-protection register to obtain a calculation result;
  • the processor is further configured to: if the calculation result is 0, send the write operation signal; if the calculation result is 1, stop sending the write operation signal, wherein the write operation signal is used to change the QSFP+ light The enabled state of the optical module shutdown function in the module.
  • the initial values of the values of the first sub-protection register and the second sub-protection register are both 0.
  • the embodiment of the present invention can simulate the TXDISABLE pin of the QSFP+ optical module, so that the QSFP+ optical module can also implement the optical port switching function of the QSFP+ optical module by calling the general system interface like other general optical modules.
  • the embodiment of the invention can adopt the implementation of the full hardware circuit, the implementation method is simple and easy to operate and stable, and no additional processing on the system is required, so that the QSFP+ optical module can use the TXDISABLE function as well as other optical modules, thereby improving the whole system. Work efficiency, and at the same time facilitate unified management and maintenance on the system.
  • FIG. 1 is a structural diagram of an apparatus for managing an enabled state of an optical module according to an embodiment of the present invention
  • FIG. 2 is a flowchart of a method for managing an enabled state of an optical module according to an embodiment of the present invention
  • FIG. 3 is a schematic diagram of an initialization process of a QSFP+ optical module according to an embodiment of the present invention.
  • FIG. 4 is a schematic diagram of a system for acquiring a TXDISABLE state of a QSFP+ optical module according to an embodiment of the present invention
  • FIG. 5 is a schematic diagram of a system operating a QSFP+ optical module TXDISABLE state according to an embodiment of the present disclosure
  • FIG. 6 is a schematic diagram of a logic automatic operation IIC bus write QSFP+ optical module internal TXDISABLE register provided by an embodiment of the present invention
  • FIG. 7 is a schematic diagram of a system operation IIC bus reading and writing QSFP+ optical module internal register according to an embodiment of the present invention.
  • FIG. 1 is a structural diagram of an apparatus for managing an enabled state of an optical module according to an embodiment of the present invention. Its The device is connected to a QSFP+ optical module, wherein the device comprises:
  • the first register 101 is configured to: simulate an optical module sending shutdown function of the QSFP+ optical module, and record enabling information of the optical module sending the shutdown function;
  • the processor 102 is configured to: when receiving the management request, manage the enabling information in the register according to the received management request; if the enabling information changes, send the enabling to the QSFP+ optical module Can information.
  • the device embodiment provided by the embodiment of the present invention simulates the TXDISABLE pin of the QSFP+ optical module by using the first register, so that the QSFP+ optical module can also implement the optical port switch of the QSFP+ optical module by calling the general system interface like other general optical modules.
  • the embodiment of the present invention can adopt the implementation of the full hardware circuit, the implementation method is simple and easy to operate and stable, and no additional processing on the system is required, so that the QSFP+ optical module can use the TXDISABLE function as well as other optical modules, thereby improving the whole.
  • the system's work efficiency also facilitates unified management and maintenance on the system.
  • the TXDISABLE pin function of the QSFP+ optical module is simulated by using the first register in the logic device, and the system can directly know the state of the TXDISABLE internal of the QSFP+ optical module by reading the value of the first register.
  • the corresponding TXDISABLE state representation value is written into the TXDISABLE register of the QSFP+ optical module through the IIC bus, thereby implementing the switching function of the TXDISABLE state of the system operation optical module.
  • a register is set in the logic device, and the register attribute is readable and writable, and is used as an analog QSFP+ optical module TXDISABLE pin level state.
  • the first register and according to the conventional optical module TXDISABLE pin function, it can be defined that when the value of the first register is 0, it indicates that TXDISABLE is invalid, and the QSFP+ optical module optical port is turned on normally, when the first register is When the value is 1, it indicates that TXDISABLE is valid, and the optical port of the QSFP+ optical module is not illuminated.
  • the system can know the TXDISABLE state of the QSFP+ optical module by reading the value of the first register. When the system needs to operate the optical module TXDISALBE state, it only needs to operate the value of the first register in the logic device.
  • the processor is further configured to: set an initial value of the enable information in the register 1.
  • the system writes the value of the first register as 1, and writes the value of the QSFP+ internal TXDISABLE register (address 0d86) to 0x0f, that is, the optical module is valid by TXDISABLE by default. Status, after the initialization is completed, the TXDISABLE state is switched according to the system requirements.
  • Whether the enabling information is changed is obtained by: detecting a level state corresponding to the enabling information in the register; and determining that the level state of the first register is changed, determining the enabling The information has changed.
  • the enabled state of the optical module transmitting the shutdown function includes two states, which are represented by 0 and 1, respectively. Therefore, as long as the level state of the recording enable information changes, it is determined that the enabling information changes.
  • the processor is configured to: generate a write operation signal, and send the write operation signal to the QSFP+ optical module through an Inter-Integrated Circuit (IIC), wherein the write operation signal is used for Change the enable status of the optical module shutdown function in the QSFP+ optical module.
  • IIC Inter-Integrated Circuit
  • the logic device continuously scans and detects the level state of the first register at a high-speed frequency. When detecting that the level state of the first register changes, the logic device generates a write pulse to automatically activate the IIC bus. And operate the TXDISABLE register inside the write optical module to the TXDISABLE state required by the system.
  • the logic device When the level state of the first register is changed from the rising edge of 0 to 1, the logic device automatically excites 0x0f to be written to the TXDISABLE register inside the optical module through the automatic IIC write module, and the level state of the first register is 1
  • the logic device automatically fires the 0x00 through the automatic IIC write module to the TXDISABLE register inside the optical module.
  • adding the corresponding total protection register, the first sub-protection register and the second sub-protection register is effective by adding the above-mentioned register for implementing the protection function.
  • the device also includes:
  • the first sub-protection register is set to: record information on whether the IIC bus is occupied, wherein a value of 0 indicates that the IIC bus is not occupied, wherein a value of 1 indicates that the IIC bus is occupied;
  • a second sub-protection register configured to: record whether the processor is sending a write operation signal to a corresponding one of the optical module sending the shutdown pin in the QSFP+ optical module, where a value of 0 indicates that the processor does not send The write operation signal, the value 1 indicates that the processor is transmitting the write operation signal;
  • the total protection register is set to: perform or operate on the values in the first sub-protection register and the second sub-protection register to obtain a calculation result;
  • the processor is configured to: if the calculation result is 0, send the write operation signal; if the calculation result is 1, stop sending the write operation signal.
  • Three protection registers are added to the logic device, namely the total protection register, the first sub-protection register and the second sub-protection register.
  • the total protection register is valid.
  • the initial values of the values of the first sub-protection register and the second sub-protection register are both 0.
  • the system When the optical module is initialized, the system writes the values of the first sub-protection register and the second sub-protection register to 0, that is, the values of the three protection registers are all 0 by default, that is, no protection.
  • the first sub-protection register is set to: indicates whether the logic device is automatically exciting the IIC write operation, and when the logic device is in the TXDISABLE register process inside the automatic IIC operation optical module, the system suddenly operates abnormally to write the value of the first register, resulting in the first The level state value of the register is incorrectly related to the actual optical module TXDISABLE state.
  • the value of the total protection register is 1, it indicates that the I IC bus of the optical module is being used. At this time, the system is not allowed to write the value of the first register, even if the system malfunctions, the system is caused by the action of the first sub-protection register.
  • the operation of writing the first register is invalid; when the value of the total protection register is 0, it indicates that the optical module IIC bus is idle and can be used. At this time, the system can operate the value of the first register at any time to implement switching QSFP+.
  • the TXDISABLE state of the optical module Therefore, when using the optical module IIC bus, first set the value of the first sub-protection register to 1, indicating that the IIC bus of the optical module has been occupied, and then perform the operation of writing the TXDISABLE register inside the optical module. After the logic device performs the operation, the first protection register is set to 0, and the logic device releases the IIC bus.
  • the second sub-protection register is set to: indicates whether the system is occupying the IIC bus, preventing the system and the logic device from occupying the IIC bus at the same time, causing the IIC bus to collide.
  • the value of the total protection register is first read.
  • the value of the total protection register B is 1, it indicates that the optical module IIC bus is in use, and the system is not allowed to access the optical module through the IIC bus operation.
  • the system can be normal.
  • the optical module internal registers are accessed through the IIC bus operation. Therefore, when the system uses the IIC bus to operate the internal registers of the optical module, first set the value of the second sub-protection register to 1, indicating that the system is occupying the IIC bus of the optical module, and then the system executes the internal register of the optical module of the IIC bus operation, and waits for the system IIC bus. After the operation is completed, the value of the second sub-protection register is reset back to 0, and the system releases the IIC bus.
  • FIG. 2 is a flowchart of a method for managing an enabled state of an optical module according to an embodiment of the present invention.
  • the method shown in Figure 2 includes:
  • Step 201 When the management request is received, obtain the enable information of the register record, where the register is used to simulate the optical module sending and closing function of the QSFP+ optical module;
  • Step 202 Manage, according to the received management request, the enabled information recorded in the register.
  • Step 203 If the enabling information changes, send the enabling information to the QSFP+ optical module.
  • the method of the present invention can simulate the TXDISABLE pin of the QSFP+ optical module, so that the QSFP+ optical module can also implement the optical port switching function of the QSFP+ optical module by calling the general system interface like other general optical modules.
  • the embodiment can adopt the implementation of the full hardware circuit, the implementation method is simple and easy to operate and stable, and no additional processing on the system is required, so that the QSFP+ optical module can use the TXDISABLE function as well as other optical modules, thereby improving the whole process.
  • the system's work efficiency also facilitates unified management and maintenance on the system.
  • the method further includes: before the obtaining, by the acquiring, the enabling information of the optical module of the QSFP+ optical module to send the closed pin, the method further includes:
  • the change of the enabling information is obtained by:
  • the sending the information to the QSFP+ optical module includes:
  • the write operation signal is sent to a register corresponding to the off-pin of the optical module in the QSFP+ optical module through the IIC bus.
  • the method includes: sending a closed pin to the optical module of the QSFP+ optical module to send the enable information, where the method includes:
  • the device embodiment provided by the present invention simulates the TXDISABLE pin of the QSFP+ optical module by using the first register, so that the QSFP+ optical module can also implement the optical port switching function of the QSFP+ optical module by calling the general system interface like other general optical modules.
  • the embodiment of the invention can adopt the implementation of the full hardware circuit, the implementation method is simple and easy to operate and stable, and no additional processing on the system is required, so that the QSFP+ optical module can use the TXDISABLE function as well as other optical modules, thereby improving the whole system. Work efficiency, and at the same time facilitate unified management and maintenance on the system.
  • FIG. 3 is a flowchart of initializing a QSFP+ optical module according to an embodiment of the present invention. The process is:
  • step 301 the QSFP+ optical module is powered on.
  • step 302 the QSFP+ optical module is de-reset, that is, the RESET pin is pulled high. Normally, the optical module is configured to be reset by default when it is powered on.
  • step 303 the QSFP+ optical module MODSEL pin and the LPMODE pin are pulled low.
  • the purpose of MODSEL pull-down is to make the QSFP+ optical module respond to the IIC bus.
  • the purpose of LPMODE pull-down is to let the QSFP+ optical module be in normal working mode.
  • Step 304 delay 2s.
  • the QSFP+ optical module needs to complete the de-reset process for a maximum of 2 s, and the delay of 2 s causes the optical module to fully complete the reset.
  • Step 305 the system writes the TXDISABLE register (address 0d86) inside the QSFP+ optical module to 0x0f through the IIC bus, and writes the value of the first register in the logic device as 1, in order to enable the optical module to be enabled by default in TXDISABLE. Status, that is, the optical module optical port is closed. Write the values of the first sub-protection register and the second sub-protection register to 0, and the initial default is not protected.
  • the system can read the TXDISABLE state of the QSFP+ optical module at any time, and the system reads the TXDISABLE state of the optical module.
  • a flowchart for obtaining a TXDISABLE state of the QSFP+ optical module for the system includes the following steps:
  • Step 401 it is determined whether the system needs to obtain the QSFP+ optical module TXDISABLE state, and if so, step 402 is performed, and if not, return to step 401;
  • Step 402 reading a value of a first register defined in the logic device
  • Step 403 determining whether the value of the first register is 1, if yes, indicating that the current TXSABLE of the QSFP+ optical module is valid, the transmission is off, and the optical port is off; if not, the value of the first register is 0, indicating that the current QSFP+ optical module The TXDISABLE is invalid, it is in the transmit enable, and the optical port is open.
  • the system can operate the TXDISABLE state of the QSFP+ optical module, and the system operates the TXDISABLE state of the QSFP+ optical module into two major processes, namely, the value of the first register of the system operation, and the logic device scans the value of the first register.
  • the optical module IIC bus is automatically activated, and the TXDISABLE status value required by the latest system is written into the TXDISABLE register of the optical module.
  • the schematic diagrams of the two process flows are shown in FIG. 5 and FIG. 6, respectively.
  • Step 501 Determine whether the system needs to operate the TXDISABLE state of the QSFP+ optical module, that is, whether the system needs to write the value of the first register, if yes, go to step 502, and if not, stop at step 501.
  • Step 502 the logic automatically reads the value of the total protection register, determines whether the value of the total protection register is 1, and if so, proceeds to step 503; if not, it indicates that if the value of the total protection register is 0, then proceeds to step 504;
  • Step 503 The current QSFP+ optical module bus is in use, the system is not allowed to write the value of the first register, the system operation is invalid, the first register value remains unchanged, and the system operation is completed, and the process returns to step 501.
  • Step 504 the current QSFP+ optical module bus is idle, allowing the system to write the value of the first register, the system operation is valid, and the value of the first register is written as the value required by the system.
  • Step 601 Scan and detect a value of the first register
  • Step 602 determining whether the value of the first register changes; if the value of the first register changes, that is, the TXDISABLE state of the optical module changes, it is detected by the logic automatic scan, and proceeds to step 603; if no change is sent, It is not necessary to automatically trigger the internal TXDISABLE register of the IIC bus write module and return to 601.
  • Step 603 the logic automatically sets the protection register B1 to 1;
  • Step 604 determining the value change of the first register, if the value of the first register changes from 0 to 1, then step 605; if the value of the first register changes from 1 to 0, then step 606 is performed;
  • Step 605 the logic sets the temporary variable to be written to the internal TXDISABLE register of the optical module to 0x0f; step 607;
  • step 606 the logic sets the temporary variable to 0x0.
  • Step 607 the logic automatically activates the optical module IIC bus, and writes the value of the temporary variable to the internal TXDISABLE register of the optical module through the automatic IIC write module.
  • Step 608 after the logic IIC bus is executed, the logic sets the value of the first sub-protection register back to 0, and the process ends, waiting for the next system operation flow.
  • the system can also operate the internal register of the QSFP+ optical module normally, and the schematic diagram of the process of operating the internal register of the QSFP+ optical module is shown in FIG. 7 .
  • Step 701 Whether the system needs to operate the optical module internal register, if yes, proceed to step 702, otherwise stay at step 701 until the system has corresponding operational requirements.
  • step 702 the system reads the value of the protection register B and determines whether it is 1, if yes, it proceeds to step 703, and if not, it proceeds to step 704.
  • Step 703 the QSFP+ optical module IIC bus is currently in use, cannot be used temporarily, reports the IIC_BUSY error notification system, and returns to step 701.
  • Step 704 the QSFP+ optical module IIC bus is idle, the system can be used, and the system first sets the value of the second sub-protection register to 1, indicating that the system occupies the IIC bus.
  • step 705 the system performs an operation of the QSFP+Optical Module internal register command using the IIC bus.
  • Step 706 after the system is executed, the system sets the value of the second sub-protection register to 0, and the process operation ends, waiting for the next operation flow.
  • the system can directly know the state of the TXDISABLE inside the QSFP+ optical module by reading the value of the first register. .
  • the logic device automatically excites the optical module IIC bus, and writes the corresponding TXDISABLE state representation value to the TXDISABLE register of the QSFP+ optical module, thereby implementing the switching function of the system operation optical module TXDISABLE state.
  • the corresponding total protection register, the first sub-protection register and the second sub-protection register are added, and a small number of protection processes are added to ensure the TXDISABLE of the QSFP+ optical module.
  • the normal function of the pin function In order to prevent the logic device from using the optical module IIC bus and the conflict of the system using the IIC bus, the corresponding total protection register, the first sub-protection register and the second sub-protection register are added, and a small number of protection processes are added to ensure the TXDISABLE of the QSFP+ optical module.
  • the normal function of the pin function is the corresponding total protection register, the first sub-protection register and the second sub-protection register are added, and a small number of protection processes are added to ensure the TXDISABLE of the QSFP+ optical module.
  • all or part of the steps of the above embodiments may also be implemented by using an integrated circuit. These steps may be separately fabricated into individual integrated circuit modules, or multiple modules or steps may be fabricated into a single integrated circuit module. achieve.
  • the devices/function modules/functional units in the above embodiments may be implemented by a general-purpose computing device, which may be centralized on a single computing device or distributed over a network of multiple computing devices.
  • the device/function module/functional unit in the above embodiment When the device/function module/functional unit in the above embodiment is implemented in the form of a software function module and sold or used as a stand-alone product, it can be stored in a computer readable storage medium.
  • the above mentioned computer readable storage medium may be a read only memory, a magnetic disk or an optical disk or the like.
  • the embodiment of the present invention can simulate the TXDISABLE pin of the QSFP+ optical module, so that the QSFP+ optical module can also implement the optical port switching function of the QSFP+ optical module by calling the general system interface like other general optical modules.
  • the embodiment of the invention can adopt the implementation of the full hardware circuit, the implementation method is simple and easy to operate and stable, and no additional processing on the system is required, so that the QSFP+ optical module can use the TXDISABLE function as well as other optical modules, thereby improving the whole system. Work efficiency, and at the same time facilitate unified management and maintenance on the system.

Landscapes

  • Physics & Mathematics (AREA)
  • Electromagnetism (AREA)
  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Optical Communication System (AREA)

Abstract

本文公布一种管理光模块的使能状态的方法和装置。所述方法，包括：当接收到管理请求时，获取寄存器记录的使能信息，其中所述寄存器用于模拟四通道小型可插拔QSFP+光模块的光模块发送关闭功能；根据接收的管理请求，管理所述寄存器中记录的使能信息；如果所述使能信息发生变化，则向所述QSFP+光模块发送所述使能信息。

Description

管理光模块的使能状态的方法和装置 技术领域
本申请涉及但不限于通信领域。
背景技术
TXDISABLE即光模块发送关闭使能，TXDISABLE功能是直接控制光模块信号发送开关，当TXDISABLE＝1时，光模块发送关闭使能有效，光模块激光器关闭，光口不对外发送光信号，当TXDISABLE＝0时，光模块发送关闭使能无效，光模块激光器打开，光口正常对外发送光信号。通常在光模块产品中，其对外电路接口中都有设计一个TXDISABLE引脚，在通信电路设计中***通过监控和控制该TXDISABLE引脚的电平值来获取光模块发光状态，并可操作该TXDISABLE引脚的电平状态来实现控制光模块的光口开关功能。
随着通信传输技术的飞速发展，40G/100G光接口标准和可插拔光模块标准的完成，40G和100G的光模块逐步进入市场。由于速率快，封装小，功耗低等优点，40G的QSFP+光模块迅速发展起来，其在高速通信***中应用也越来越多。
发明内容
以下是对本文详细描述的主题的概述。本概述并非是为了限制权利要求的保护范围。
因封装的减小，QSFP(Quad Small Form-factor Pluggable,四通道小型可插拔)+光模块封装结构中没有设计TXDISABLE引脚，而是将其TXDISABLE状态内置到光模块内部TXDISABLE寄存器中了，并需要通过外部IIC总线去访问和操作该寄存器来实现获取和控制QSFP+光模块的TXDISABLE状态，这导致***不能像其它光模块般直接调用通用接口来监控和操作QSFP+光模块TXDISABLE引脚来实现控制QSFP+光模块的光口开关功能，达到系 统控制QSFP+光模块通信的功能。
本文提供一种管理光模块的使能状态的方法和装置，以实现QSFP+光模块的TXDISABLE引脚的使能状态进行管理。
一种管理光模块的使能状态的方法，包括：
当接收到管理请求时，获取寄存器记录的使能信息，其中所述寄存器用于模拟四通道小型可插拔QSFP+光模块的光模块发送关闭功能；
根据接收的管理请求，管理所述寄存器中记录的使能信息；
如果所述使能信息发生变化，则向所述QSFP+光模块发送所述使能信息。
可选地，所述获取寄存器中的使能信息之前，所述方法还包括：
设置所述寄存器中使能信息的初始值为1。
可选地，所述使能信息是否发生变化是通过如下方式得到的，包括：
检测所述寄存器中使能信息对应的电平状态；
当检测到所述寄存器的电平状态发生变化时，确定所述光模块发送关闭功能的使能信息发生变化。
可选地，向所述QSFP+光模块发送所述使能信息，包括：
生成写操作信号，其中所述写操作信号用于更改所述QSFP+光模块内光模块关闭功能的使能状态；
通过集成电路总线IIC向所述QSFP+光模块发送所述写操作信号。
可选地，向所述QSFP+光模块发送所述使能信息之前，所述方法还包括：
检测并判断所述IIC总线未被占用；并且，
检测并判断没有正在向所述QSFP+光模块发送使能信息。
一种管理光模块的使能状态的装置，所述装置与QSFP+光模块相连，其中所述装置包括：
第一寄存器，设置为：模拟QSFP+光模块的光模块发送关闭功能，并记 录所述光模块发送关闭功能的使能信息；
处理器，设置为：当接收到管理请求时，根据接收的管理请求，管理所述寄存器中的使能信息；如果所述使能信息发生变化，则向所述QSFP+光模块发送所述使能信息。
可选地，所述处理器，还设置为：设置所述第一寄存器中使能信息的初始值为1。
可选地，所述处理器，是设置为：通过如下方式获知所述使能信息是否发生变化：
检测第一寄存器中使能信息对应的电平状态；
当检测到第一寄存器的电平状态发生变化时，则确定所述光模块发送关闭功能的使能信息发生变化。
可选地，所述处理器，是设置为：生成写操作信号，并通过IIC总线向所述QSFP+光模块发送所述写操作信号，其中所述写操作信号用于更改所述QSFP+光模块内光模块关闭功能的使能状态。
可选地，所述装置还包括：
第一子保护寄存器，设置为：记录IIC总线是否被占用的信息，其中数值0表示IIC总线未被占用，其中数值1表示IIC总线被占用；
第二子保护寄存器，设置为：记录所述处理器是否正在向所述QSFP+光模块内的光模块发送关闭引脚对应的寄存器发送所述写操作信号，其中数值0表示所述处理器没有发送所述写操作信号，数值1表示所述处理器正在发送所述写操作信号；
总保护寄存器，设置为：对所述第一子保护寄存器和第二子保护寄存器内的数值进行或操作，得到计算结果；
所述处理器，还设置为：如果计算结果为0，则发送所述写操作信号；如果计算结果为1，停止发送所述写操作信号，其中所述写操作信号用于更改所述QSFP+光模块内光模块关闭功能的使能状态。
可选地，所述第一子保护寄存器和第二子保护寄存器的数值的初始值均为0。
本发明提供的实施例，能够模拟出QSFP+光模块的TXDISABLE引脚，使得QSFP+光模块也能与其它通用光模块一样，调用通用***接口即可实现QSFP+光模块的光口开关功能。本发明实施例可采用全硬件电路的实现，实现方法简单易操作且工作稳定，不需要***上的额外处理，就使得QSFP+光模块能与其它光模块一样正常使用TXDISABLE功能，提高了整个***的工作效率，也同时方便了***上的统一管理和维护。
在阅读并理解了附图和详细描述后，可以明白其他方面。
附图概述
图1为本发明实施例提供的管理光模块的使能状态的装置的结构图；
图2为本发明实施例提供的管理光模块的使能状态的方法的流程图；
图3为本发明实施例提供的QSFP+光模块初始化流程示意图；
图4为本发明实施例提供的***获取QSFP+光模块TXDISABLE状态的示意图；
图5为本发明实施例提供的***操作QSFP+光模块TXDISABLE状态的示意图；
图6为本发明实施例提供的逻辑自动操作IIC总线写QSFP+光模块内部TXDISABLE寄存器示意图；
图7为本发明实施例提供的***操作IIC总线读写QSFP+光模块内部寄存器的示意图。
本发明的实施方式
下面将结合附图及实施例对本发明的实施方式进行描述。需要说明的是，在不冲突的情况下，本申请中的实施例及实施例中的特征可以相互任意组合。
图1为本发明实施例提供的管理光模块的使能状态的装置的结构图。其 中所述装置与QSFP+光模块相连，其中所述装置包括：
第一寄存器101，设置为：模拟QSFP+光模块的光模块发送关闭功能，并记录所述光模块发送关闭功能的使能信息；
处理器102，设置为：当接收到管理请求时，根据接收的管理请求，管理所述寄存器中的使能信息；如果所述使能信息发生变化，则向所述QSFP+光模块发送所述使能信息。
本发明实施例提供的装置实施例，利用第一寄存器模拟QSFP+光模块的TXDISABLE引脚，使得QSFP+光模块也能与其它通用光模块一样，调用通用***接口即可实现QSFP+光模块的光口开关功能，本发明实施例可采用全硬件电路的实现，实现方法简单易操作且工作稳定，不需要***上的额外处理，就使得QSFP+光模块能与其它光模块一样正常使用TXDISABLE功能，提高了整个***的工作效率，也同时方便了***上的统一管理和维护。
下面对本发明实施例提供的装置作进一步说明：
本发明实施例通过在逻辑器件中，利用第一寄存器来模拟QSFP+光模块的TXDISABLE引脚功能，***通过读取该第一寄存器的值便可以直接得知QSFP+光模块内部TXDISABLE的状态。同时，通过更改第一寄存器的值，再通过IIC总线将相应的TXDISABLE状态表征数值写入到QSFP+光模块内部TXDISABLE寄存器，从而实现***操作光模块TXDISABLE状态的切换功能。
在本发明实施例中，在逻辑器件中设置一个寄存器，该寄存器属性为可读可写，作为模拟QSFP+光模块TXDISABLE引脚电平状态来使用。此处命名为第一寄存器，并根据常规的光模块TXDISABLE引脚功能，可定义当该第一寄存器的值为0时，表明TXDISABLE无效，QSFP+光模块光口打开正常发光，当该第一寄存器的值为1时，表明TXDISABLE有效，QSFP+光模块光口关闭不发光。***可以通过读取该第一寄存器的值来得知QSFP+光模块的TXDISABLE状态。***需要操作光模块TXDISALBE状态时，只需要操作逻辑器件中的第一寄存器的值即可。
其中，所述处理器，还设置为：设置所述寄存器中使能信息的初始值为 1。
在QSFP+光模块初始化流程中，根据光模块通用处理原则，***将第一寄存器的值写为1，并将QSFP+内部TXDISABLE寄存器(地址为0d86)值写入0x0f，即光模块默认是处于TXDISABLE有效状态，待初始化完成后，根据***需要再实现切换TXDISABLE状态。
所述使能信息是否发生变化是通过如下方式得到的，包括：检测寄存器中使能信息对应的电平状态；当检测到该第一寄存器的电平状态有变化时，则确定所述使能信息发生变化。
所述光模块发送关闭功能的使能状态包括两个状态，分别为0和1来表示，因此只要记录使能信息的电平状态发生变化，就可确定使能信息发生变化。
其中，所述处理器，是设置为：生成写操作信号，并通过集成电路总线(Inter-Integrated Circuit，IIC)向所述QSFP+光模块发送所述写操作信号，其中所述写操作信号用于更改所述QSFP+光模块内光模块关闭功能的使能状态。
QSFP+光模块正常工作时，逻辑器件内部以高速频率不断扫描检测第一寄存器的电平状态，当检测到该第一寄存器的电平状态有变化时，逻辑器件产生一个写脉冲，自动激发IIC总线并操作一次写光模块内部的TXDISABLE寄存器至***所需的TXDISABLE状态。对于第一寄存器的电平状态由0至1的上升沿跳变时，逻辑器件自动激发将0x0f通过自动IIC写模块写入到光模块内部的TXDISABLE寄存器，对于第一寄存器的电平状态有1至0的下降沿跳变时，逻辑器件则自动激发将0x00通过自动IIC写模块写入到光模块内部的TXDISABLE寄存器。
为了防止本装置使用光模块IIC总线和***使用IIC总线的的冲突错乱，增加相应的总保护寄存器、第一子保护寄存器和第二子保护寄存器，通过增加上述用于实现保护功能的寄存器，有效保证QSFP+光模块的TXDISABLE引脚功能的正常应用。说明如下：
所述装置还包括：
第一子保护寄存器，设置为：记录IIC总线是否被占用的信息，其中数值0表示IIC总线未被占用，其中数值1表示IIC总线被占用；
第二子保护寄存器，设置为：记录所述处理器是否正在向所述QSFP+光模块内的光模块发送关闭引脚对应的寄存器发送所述写操作信号，其中数值0表示所述处理器没有发送所述写操作信号，数值1表示所述处理器正在发送所述写操作信号；
总保护寄存器，设置为：对所述第一子保护寄存器和第二子保护寄存器内的数值进行或操作，得到计算结果；
所述处理器，设置为：如果计算结果为0，则发送所述写操作信号；如果计算结果为1，停止发送所述写操作信号。
逻辑器件中增加三个保护寄存器，分别为总保护寄存器、第一子保护寄存器和第二子保护寄存器。其中总保护寄存器的值B为第一保护寄存器的值B1和第二子保护寄存器的值B2进行或运算得到的，即B＝B1 or B2，其中B1和B2均可读可写，B只可读。当第一子保护寄存器和第二子保护寄存器中任何一个起保护功能时，则总保护寄存器有效。
其中，所述第一子保护寄存器和第二子保护寄存器的数值的初始值均为0。
在光模块初始化时，***将第一子保护寄存器和第二子保护寄存器的值均写为0，即三个保护寄存器的值均默认为0，即无保护作用。
下面对上述三个寄存器的作用进行说明：
第一子保护寄存器设置为：表明逻辑器件是否正在自动激发IIC写操作，防止逻辑器件处于自动IIC操作光模块内部的TXDISABLE寄存器过程时，***又突然异常操作写第一寄存器的值，导致第一寄存器的电平状态值与实际的光模块TXDISABLE状态对应关系错误。当总保护寄存器的值为1时，表明光模块的I IC总线正在使用，此时不允许***在操作写第一寄存器的值，即使***误操作，由于第一子保护寄存器的作用，使得***写操作第一寄存器的操作无效；当总保护寄存器的值为0时，表明光模块IIC总线空闲，能够使用，此时***可以随时操作第一寄存器的值，来实现切换QSFP+ 光模块的TXDISABLE状态。因此，在使用光模块IIC总线时，先将第一子保护寄存器的值置为1，表明已经占据了光模块的IIC总线，然后再进行写光模块内部TXDISABLE寄存器的操作。待逻辑器件执行操作完毕后，再将第一保护寄存器置为0，逻辑器件释放IIC总线。
其中第二子保护寄存器设置为：表明***是否正在占用IIC总线，防止出现***和逻辑器件同时占用IIC总线，导致IIC总线冲突。***通过IIC总线操作访问光模块内部寄存器时，首先读取总保护寄存器的值，当总保护寄存器B的值为1时，表明光模块IIC总线正在使用，不允许***通过IIC总线操作访问光模块内部寄存器；如果此时***发起了IIC总线操作访问光模块内部寄存器命令，则上报IIC BUSY错误告知***；当总保护寄存器的值为0时，表明光模块IIC总线空闲可使用，则***可以正常通过IIC总线操作访问光模块内部寄存器。因此，***使用IIC总线操作光模块内部寄存器时，先将第二子保护寄存器的值置为1，表明***正在占据光模块IIC总线，然后***执行IIC总线操作光模块内部寄存器，待***IIC总线操作执行完毕后，又重新将第二子保护寄存器的值置回为0，***释放IIC总线。
图2为本发明实施例提供的管理光模块的使能状态的方法的流程图。图2所示方法包括：
步骤201、当接收到管理请求时，获取寄存器记录的使能信息，其中所述寄存器用于模拟QSFP+光模块的光模块发送关闭功能；
步骤202、根据接收的管理请求，管理所述寄存器中记录的使能信息；
步骤203、如果所述使能信息发生变化，则向所述QSFP+光模块发送所述使能信息。
本发明提供的方法实施例，能够模拟出QSFP+光模块的TXDISABLE引脚，使得QSFP+光模块也能与其它通用光模块一样，调用通用***接口即可实现QSFP+光模块的光口开关功能，本发明实施例可采用全硬件电路的实现，实现方法简单易操作且工作稳定，不需要***上的额外处理，就使得QSFP+光模块能与其它光模块一样正常使用TXDISABLE功能，提高了整个 ***的工作效率，也同时方便了***上的统一管理和维护。
其中，所述获取寄存器中用于记录QSFP+光模块的光模块发送关闭的引脚的使能信息之前，所述方法还包括：
设置所述寄存器中使能信息的初始值为1。
其中，所述使能信息是否发生变化是通过如下方式得到的，包括：
检测所述寄存器中使能信息对应的电平状态；
当检测到该寄存器的电平状态发生变化时，确定所述光模块发送关闭功能的使能信息发生变化。
其中，向所述QSFP+光模块发送所述使能信息，包括：
生成写操作信号，其中所述写操作信号用于更改所述QSFP+光模块内光模块关闭功能的使能状态；
通过IIC总线向所述QSFP+光模块内的光模块发送关闭引脚对应的寄存器发送所述写操作信号。
其中，向所述QSFP+光模块的光模块发送关闭的引脚发送所述使能信息之前，所述方法包括：
检测并判断所述IIC总线未被占用；并且，
检测并判断没有正在向所述QSFP+光模块的光模块发送关闭的引脚发送使能信息。
本发明提供的装置实施例，利用第一寄存器模拟QSFP+光模块的TXDISABLE引脚，使得QSFP+光模块也能与其它通用光模块一样，调用通用***接口即可实现QSFP+光模块的光口开关功能，本发明实施例可采用全硬件电路的实现，实现方法简单易操作且工作稳定，不需要***上的额外处理，就使得QSFP+光模块能与其它光模块一样正常使用TXDISABLE功能，提高了整个***的工作效率，也同时方便了***上的统一管理和维护。
下面对本发明提供的方法实施例作进一步说明：
图3为本发明实施例提供的QSFP+光模块初始化流程图。其流程为：
步骤301，QSFP+光模块上电。
步骤302，将QSFP+光模块解复位，即将其RESET引脚电平拉高。通常光模块上电时默认配置为复位状态。
步骤303，将QSFP+光模块MODSEL引脚和LPMODE引脚拉低。MODSEL拉低的目的是让QSFP+光模块对IIC总线响应，LPMODE拉低的目的是让QSFP+光模块处于正常工作模式下。
步骤304，延时2s。根据SFF 8436协议，QSFP+光模块完成解复位过程最大需要2s时间，此处延时2s使得光模块充分完成解复位。
步骤305，***通过IIC总线将QSFP+光模块内部的TXDISABLE寄存器(地址为0d86)写为0x0f，将逻辑器件中的第一寄存器的值写为1，目的是为了让光模块先默认处于TXDISABLE使能状态，即光模块光口关闭状态。将第一子保护寄存器和第二子保护寄存器的值均写为0，初始默认不保护状态。
由上可以看出，通过上述初始化流程，可以保证后续管理的正确执行。
本发明实施例中***可以随时读取QSFP+光模块的TXDISABLE状态，***读取光模块TXDISABLE状态。如图4所示，为***获取QSFP+光模块TXDISABLE状态流程图，包括如下步骤：
步骤401，判断***是否需要获取QSFP+光模块TXDISABLE状态，若是，则执行步骤402，若否，则返回步骤401；
步骤402，读取逻辑器件中定义的第一寄存器的值；
步骤403，判断第一寄存器的值是否为1，若是，表明当前QSFP+光模块的TXDISABLE有效，处于发送关闭，光口关闭状态；若不止，即第一寄存器的值为0，表明当前QSFP+光模块的TXDISABLE无效，处于发送使能，光口打开状态。
本发明实施例中，***可以操作QSFP+光模块的TXDISABLE状态，***操作QSFP+光模块的TXDISABLE状态分为两大过程，分别是***操作第一寄存器的值，逻辑器件扫描检测到第一寄存器的值发生变化后，自动激发光模块IIC总线，将最新的***所需TXDISABLE状态值写入到光模块TXDISABLE寄存器中，两大过程流程示意图分别如图5和图6所示。
步骤501，判断***是否需要操作QSFP+光模块的TXDISABLE状态，即***是否需要写第一寄存器的值，如是则进入步骤502，若否，则停留在步骤501。
步骤502，逻辑自动读取总保护寄存器的值，判断总保护寄存器的值是否为1，若是，则进入步骤503；若否，则表示如果总保护寄存器的值为0，则进入步骤504；
步骤503，当前QSFP+光模块总线正在使用，不允许***写第一寄存器的值，***操作无效，第一寄存器值保持不变，***操作完毕，退回到步骤步骤501。
步骤504，当前QSFP+光模块总线空闲，允许***写第一寄存器的值，***操作有效，第一寄存器的值写为***所需要的值。
步骤601，扫描检测第一寄存器的值；
步骤602，判断第一寄存器的值是否发生改变；如果第一寄存器的值发生改变，即光模块的TXDISABLE状态有变化，则会被逻辑自动扫描检测到，并进入步骤603；若没有发送改变，不需要逻辑自动激发IIC总线写光模块内部TXDISABLE寄存器，退回到601。
步骤603，逻辑自动将保护寄存器B1置1；
步骤604，判断第一寄存器的值变化情况，如果第一寄存器的值由0变为1，则执行步骤605；如果第一寄存器的值由1变为0，则执行步骤606；
步骤605，逻辑将待写入光模块内部TXDISABLE寄存器的临时变量置为0x0f；执行步骤607；
步骤606，逻辑将临时变量置为0x0。
步骤607，逻辑自动激发光模块IIC总线，通过自动IIC写模块，将临时变量的值写入到光模块内部TXDISABLE寄存器。
步骤608，逻辑IIC总线执行完毕后，逻辑再将第一子保护寄存器的值置回为0，流程结束，等待下一次***操作流程。
本发明实施例中，***亦可以正常操作QSFP+光模块内部寄存器，***操作QSFP+光模块内部寄存器的流程示意图如图7所示。
步骤701，***是否需要操作光模块内部寄存器，如是则进入步骤702，否则停留在步骤701直到***有相应操作需求。
步骤702，***读取保护寄存器B的值，并判断是否为1，如是则进入到步骤703，若否，则进入到步骤704。
步骤703，QSFP+光模块IIC总线当前正在使用中，暂不能使用，上报IIC_BUSY错误告知***，并退回到步骤701。
步骤704，QSFP+光模块IIC总线空闲中，***可以使用，***先将第二子保护寄存器的值置为1，表明***占用IIC总线。
步骤705，***使用IIC总线执行操作QSFP+光模块内部寄存器命令。
步骤706，***执行完毕后，***将在第二子保护寄存器的值置回为0，流程操作结束，等待下一次操作流程。
综上可以看出，通过在逻辑器件中，定义一个第一寄存器来模拟QSFP+光模块的TXDISABLE引脚功能，***通过读取该第一寄存器的值便可以直接得知QSFP+光模块内部TXDISABLE的状态。同时，***操作第一寄存器值变化时，逻辑器件自动激发光模块IIC总线，将相应的TXDISABLE状态表征数值写入到QSFP+光模块内部TXDISABLE寄存器，从而实现***操作光模块TXDISABLE状态的切换功能。为了防止逻辑器件使用光模块IIC总线和***使用IIC总线的的冲突错乱，增加相应的总保护寄存器、第一子保护寄存器和第二子保护寄存器，增添少量的保护流程，保证QSFP+光模块的TXDISABLE引脚功能的正常应用。
本领域普通技术人员可以理解上述实施例的全部或部分步骤可以使用计算机程序流程来实现，所述计算机程序可以存储于一计算机可读存储介质中，所述计算机程序在相应的硬件平台上(如***、设备、装置、器件等)执行，在执行时，包括方法实施例的步骤之一或其组合。
可选地，上述实施例的全部或部分步骤也可以使用集成电路来实现，这些步骤可以被分别制作成一个个集成电路模块，或者将它们中的多个模块或步骤制作成单个集成电路模块来实现。
上述实施例中的装置/功能模块/功能单元可以采用通用的计算装置来实现，它们可以集中在单个的计算装置上，也可以分布在多个计算装置所组成的网络上。
上述实施例中的装置/功能模块/功能单元以软件功能模块的形式实现并作为独立的产品销售或使用时，可以存储在一个计算机可读取存储介质中。上述提到的计算机可读取存储介质可以是只读存储器，磁盘或光盘等。
工业实用性
本发明提供的实施例，能够模拟出QSFP+光模块的TXDISABLE引脚，使得QSFP+光模块也能与其它通用光模块一样，调用通用***接口即可实现QSFP+光模块的光口开关功能。本发明实施例可采用全硬件电路的实现，实现方法简单易操作且工作稳定，不需要***上的额外处理，就使得QSFP+光模块能与其它光模块一样正常使用TXDISABLE功能，提高了整个***的工作效率，也同时方便了***上的统一管理和维护。

Claims (11)

  1. 一种管理光模块的使能状态的方法，包括：
    当接收到管理请求时，获取寄存器记录的使能信息，其中所述寄存器用于模拟四通道小型可插拔QSFP+光模块的光模块发送关闭功能；
    根据接收的管理请求，管理所述寄存器中记录的使能信息；
    如果所述使能信息发生变化，则向所述QSFP+光模块发送所述使能信息。
  2. 根据权利要求1所述的方法，其中，所述获取寄存器中的使能信息之前，所述方法还包括：
    设置所述寄存器中使能信息的初始值为1。
  3. 根据权利要求1所述的方法，其中，所述使能信息是否发生变化是通过如下方式得到的，包括：
    检测所述寄存器中使能信息对应的电平状态；
    当检测到所述寄存器的电平状态发生变化时，确定所述光模块发送关闭功能的使能信息发生变化。
  4. 根据权利要求1所述的方法，其中，向所述QSFP+光模块发送所述使能信息，包括：
    生成写操作信号，其中所述写操作信号用于更改所述QSFP+光模块内光模块关闭功能的使能状态；
    通过集成电路总线IIC向所述QSFP+光模块发送所述写操作信号。
  5. 根据权利要求1至4任一所述的方法，其中，向所述QSFP+光模块发送所述使能信息之前，所述方法还包括：
    检测并判断所述IIC总线未被占用；并且，检测并判断没有正在向所述QSFP+光模块发送使能信息。
  6. 一种管理光模块的使能状态的装置，所述装置与QSFP+光模块相 连，其中所述装置包括：
    第一寄存器，设置为：模拟QSFP+光模块的光模块发送关闭功能，并记录所述光模块发送关闭功能的使能信息；
    处理器，设置为：当接收到管理请求时，根据接收的管理请求，管理所述寄存器中的使能信息；如果所述使能信息发生变化，则向所述QSFP+光模块发送所述使能信息。
  7. 根据权利要求6所述的装置，其中：
    所述处理器，还设置为：设置所述第一寄存器中使能信息的初始值为1。
  8. 根据权利要求6所述的装置，其中，所述处理器，是设置为：通过如下方式获知所述使能信息是否发生变化：
    检测第一寄存器中使能信息对应的电平状态；
    当检测到第一寄存器的电平状态发生变化时，则确定所述光模块发送关闭功能的使能信息发生变化。
  9. 根据权利要求6所述的装置，其中：
    所述处理器，是设置为：生成写操作信号，并通过IIC总线向所述QSFP+光模块发送所述写操作信号，其中所述写操作信号用于更改所述QSFP+光模块内光模块关闭功能的使能状态。
  10. 根据权利要求6至9任一所述的装置，所述装置还包括：
    第一子保护寄存器，设置为：记录IIC总线是否被占用的信息，其中数值0表示IIC总线未被占用，其中数值1表示IIC总线被占用；
    第二子保护寄存器，设置为：记录所述处理器是否正在向所述QSFP+光模块内的光模块发送关闭引脚对应的寄存器发送所述写操作信号，其中数值0表示所述处理器没有发送所述写操作信号，数值1表示所述处理器正在发送所述写操作信号；
    总保护寄存器，设置为：对所述第一子保护寄存器和第二子保护寄存器 内的数值进行或操作，得到计算结果；
    所述处理器，还设置为：如果计算结果为0，则发送所述写操作信号；如果计算结果为1，停止发送所述写操作信号，其中所述写操作信号用于更改所述QSFP+光模块内光模块关闭功能的使能状态。
  11. 根据权利要求10所述的装置，其中，所述第一子保护寄存器和第二子保护寄存器的数值的初始值均为0。
PCT/CN2016/071977 2015-06-17 2016-01-25 管理光模块的使能状态的方法和装置 WO2016201983A1 (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201510338774.XA CN106330327B (zh) 2015-06-17 2015-06-17 管理光模块的使能状态的方法和装置
CN201510338774.X 2015-06-17

Publications (1)

Publication Number Publication Date
WO2016201983A1 true WO2016201983A1 (zh) 2016-12-22

Family

ID=57544929

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2016/071977 WO2016201983A1 (zh) 2015-06-17 2016-01-25 管理光模块的使能状态的方法和装置

Country Status (2)

Country Link
CN (1) CN106330327B (zh)
WO (1) WO2016201983A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107294594A (zh) * 2017-07-03 2017-10-24 博为科技有限公司 一种无源光网络设备、切换方法及***
CN113364523A (zh) * 2020-03-06 2021-09-07 青岛海信宽带多媒体技术有限公司 一种数据发送方法及光模块
CN113472449A (zh) * 2021-08-11 2021-10-01 青岛海信宽带多媒体技术有限公司 一种光模块及信号极性定义方法

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111953412B (zh) * 2020-08-07 2022-03-08 苏州浪潮智能科技有限公司 一种实现光模块开关光信息同步的方法和装置

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101494498A (zh) * 2009-03-06 2009-07-29 中兴通讯股份有限公司 Sfp光模块信号采集装置及方法
US20090317086A1 (en) * 2007-09-10 2009-12-24 Naofumi Morohashi Optical transceiver module and method of controlling optical transceiver module
CN102118660A (zh) * 2011-01-12 2011-07-06 中兴通讯股份有限公司 光模块访问处理方法及装置
CN102342042A (zh) * 2009-03-09 2012-02-01 古河电气工业株式会社 光通信模块以及使用该光通信模块的光通信***
CN102723988A (zh) * 2012-06-12 2012-10-10 迈普通信技术股份有限公司 光模块的控制方法和通信设备
CN104639375A (zh) * 2015-03-03 2015-05-20 大唐移动通信设备有限公司 一种接口管理方法及网络设备

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090317086A1 (en) * 2007-09-10 2009-12-24 Naofumi Morohashi Optical transceiver module and method of controlling optical transceiver module
CN101494498A (zh) * 2009-03-06 2009-07-29 中兴通讯股份有限公司 Sfp光模块信号采集装置及方法
CN102342042A (zh) * 2009-03-09 2012-02-01 古河电气工业株式会社 光通信模块以及使用该光通信模块的光通信***
CN102118660A (zh) * 2011-01-12 2011-07-06 中兴通讯股份有限公司 光模块访问处理方法及装置
CN102723988A (zh) * 2012-06-12 2012-10-10 迈普通信技术股份有限公司 光模块的控制方法和通信设备
CN104639375A (zh) * 2015-03-03 2015-05-20 大唐移动通信设备有限公司 一种接口管理方法及网络设备

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107294594A (zh) * 2017-07-03 2017-10-24 博为科技有限公司 一种无源光网络设备、切换方法及***
CN107294594B (zh) * 2017-07-03 2023-11-14 博为科技有限公司 一种无源光网络设备、切换方法及***
CN113364523A (zh) * 2020-03-06 2021-09-07 青岛海信宽带多媒体技术有限公司 一种数据发送方法及光模块
CN113364523B (zh) * 2020-03-06 2022-06-28 青岛海信宽带多媒体技术有限公司 一种数据发送方法及光模块
CN113472449A (zh) * 2021-08-11 2021-10-01 青岛海信宽带多媒体技术有限公司 一种光模块及信号极性定义方法

Also Published As

Publication number Publication date
CN106330327A (zh) 2017-01-11
CN106330327B (zh) 2020-06-30

Similar Documents

Publication Publication Date Title
TWI567540B (zh) 動態管理電力供應的方法、系統
US9740645B2 (en) Reducing latency in a peripheral component interconnect express link
US9146797B2 (en) Method for ensuring remediation of hung multiplexer bus channels
WO2016201983A1 (zh) 管理光模块的使能状态的方法和装置
JP7421486B2 (ja) マルチコアプロセッサのためのデバッギング解決手段
US11061837B2 (en) UBM implementation inside BMC
WO2016106935A1 (zh) 一种闪存控制器和闪存控制器的控制方法
CN107077188A (zh) 互连唤醒响应电路和方法
JP2015517254A (ja) コンピューティング装置に対するネットワーク駆動のウェイクアップ操作の実行期間中においてパケットを遅延させる方法、装置およびシステム
US9135193B2 (en) Expander interrupt processing
WO2020238747A1 (zh) 串口输出路径切换方法、***及装置和交换机
EP2867783A1 (en) Low power low frequency squelch break protocol
CN107908508A (zh) 实时控制bios调试信息输出的方法、装置及服务器
CN103793263A (zh) 一种基于PowerPC处理器的DMA事务级建模方法
US11232060B2 (en) Method, apparatus and system for power supply policy exchange on a bus
CN109933549B (zh) 一种适用于risc-v处理器的中断控制器
TW515947B (en) Test method of 1394 controller
CN113824741A (zh) 一种iic设备的通信方法、装置、设备、***及介质
CN109582505A (zh) 一种bios选项默认值的恢复***、方法及装置
US10962593B2 (en) System on chip and operating method thereof
CN105281939A (zh) 上报接收信号丢失告警rxlos的方法及装置
US10324777B2 (en) Register-based communications interface
WO2019001320A1 (zh) 追踪方法、装置、设备和机器可读介质
TWI463501B (zh) 快閃記憶體發展系統
TW201407359A (zh) 菊花鏈串接裝置及其系統

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 16810724

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 16810724

Country of ref document: EP

Kind code of ref document: A1