WO2016191899A1 - 一种实现Chen型七个***自动切换混沌***的方法及模拟电路 - Google Patents

一种实现Chen型七个***自动切换混沌***的方法及模拟电路 Download PDF

Info

Publication number
WO2016191899A1
WO2016191899A1 PCT/CN2015/000384 CN2015000384W WO2016191899A1 WO 2016191899 A1 WO2016191899 A1 WO 2016191899A1 CN 2015000384 W CN2015000384 W CN 2015000384W WO 2016191899 A1 WO2016191899 A1 WO 2016191899A1
Authority
WO
WIPO (PCT)
Prior art keywords
pin
resistor
multiplier
operational amplifier
grounded
Prior art date
Application number
PCT/CN2015/000384
Other languages
English (en)
French (fr)
Inventor
李建庆
Original Assignee
李建庆
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 李建庆 filed Critical 李建庆
Priority to PCT/CN2015/000384 priority Critical patent/WO2016191899A1/zh
Publication of WO2016191899A1 publication Critical patent/WO2016191899A1/zh

Links

Images

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K19/00Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols

Definitions

  • the invention relates to realizing seven systems automatic switching analog circuits, in particular to a method and an analog circuit for realizing the automatic switching chaotic system of the Chen type seven systems.
  • the number of subsystems that use automatic analog switching circuits to automatically switch chaotic systems is relatively small, generally no more than four, and has automatic switching.
  • the subsystems of the chaotic system have the same balance point, and there is no method for automatically switching multiple sub-chaotic systems with different balance points and the disclosure of the analog circuit.
  • the seven subsystems in the present invention have different balance points, and have the same balance.
  • the automatic switching of subsystems of points has greater randomness, and the generated digital sequences are more suitable for chaotic-based secure communication, and have better application prospects in chaotic-based secure communication.
  • the present invention provides a method and an analog circuit for realizing the automatic switching chaotic system of the Chen type seven systems, and the present invention adopts the following technical means to achieve the object of the invention:
  • a method for realizing a system for automatically switching chaotic systems of Chen type seven systems characterized in that it comprises the following steps:
  • the first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, and the third pin, the fifth pin, the tenth pin, and the twelfth pin.
  • the ground is grounded
  • the fourth pin is connected to VCC
  • the eleventh pin is connected to VEE
  • the sixth pin is connected to the seventh pin through the capacitor C1
  • the seventh pin is connected to the thirteenth pin through the resistor R13
  • the U2 is connected through the potentiometer R22.
  • the second pin is connected to the first pin of U4, connected to the second pin of U5 through the resistor Ra1, connected to the fifth pin of U7, connected to the second pin of U8, connected to the first pin of U9, connected to U11.
  • the first pin and the third pin are connected to the third pin of U12, the eighth pin is connected to the ninth pin through the resistor R25, the thirteenth pin is connected to the 144th pin through the resistor R14, and the 14th pin passes the potential R11 is connected to the second pin;
  • the first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin.
  • the ground is grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is connected to the 7th pin through the capacitor C2, the 7th pin is connected to the 2nd pin through the potentiometer R23, and the U1 is connected through the resistor R24.
  • the 9th pin is connected to the 2nd pin of U1 through potentiometer R12, the 13th pin of U5 is connected to Ra5 through Ra6, the 11th pin of U7 is connected, the 13th pin of U8 is connected, and the first lead of U10 is connected.
  • the pin is connected to the first pin of U12, connected to the first pin and the third pin of U13, the eighth pin is connected to the ninth pin through the capacitor C3, and the thirteenth pin is connected to the 144th pin through the resistor R34.
  • the 14 pin is connected to the second pin of U3 through the potentiometer R32, and is connected to the third pin of U4;
  • the first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the U3 is connected to the 14 pin of the U2 through the R32, and the third pin.
  • Pin ground, pin 4 is connected to VCC, pin 5, pin 6, pin 7, pin 8, pin 9, pin, pin 12, pin 13
  • the 14th pin is left floating, and the 11th pin is connected to VEE;
  • the first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin.
  • the pin is connected to the second pin of U2 through the potentiometer R21, and the eighth pin is connected to VCC;
  • the first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ra1, and the first pin is connected in series through the resistor Ra2 and the diode D4, and the resistor is passed through the resistor.
  • Ra1 and resistor Ra5 are connected in series to the 6th pin, and the series connection of the resistors Ra2 and Ra3 is connected to the 6th pin of U5, and the 3rd pin, the 5th pin, the 10th pin, and the 12th pin are grounded.
  • the 4 pin is connected to the positive 14V power supply, the 11th pin is connected to the negative 14V power supply, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 7th pin of the U6, and the 8th pin is connected to the U6 5 pin, connected to the 9th pin through the resistor Ra9, the 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6, the 13th pin is connected through the series of the resistors Ra10 and Ra6, and the resistors Ra8 and Ra7 are passed.
  • the 12th pin in series the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5;
  • the first pin of the analog switch U6 is connected to the second pin of U7, the second pin and the thirteenth pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh of the U10. Pin, the 5th pin is connected to the 8th pin of U5, the 6th pin is connected to the 7th pin of U9, the 7th pin is connected to the 7th pin of U5, and the 8th pin is connected to U3 through potentiometer R31.
  • the 2nd pin, the 9th pin is left floating, the 10th pin is connected to the 7th pin of U13, the 11th pin is connected to the 7th pin of U12, the 12th pin is connected to the 7th pin of U11, the 14th lead The pin is grounded, the 15th pin is connected to the 1st pin of U7, and the 16th pin is connected to the 13th pin of U7;
  • the first pin of the voltage comparator U7 is connected to the positive 14V power supply through the resistor R05, through the diode D7 and the resistor R06 series grounding
  • the second pin is connected to the positive 14V power supply through the resistor R01, through the series connection of the diode D1 and the resistor R02
  • the third pin is connected to VCC
  • the 5th pin is connected to the 7th pin of U1
  • the 7th pin is connected to the 8th pin of U2
  • the 8th pin, the 9th pin, the 14th pin are floating
  • the 11th pin is connected.
  • the 13th pin is connected to the positive 14V power supply through the resistor R03, and is connected in series through the diode D2 and the resistor R04;
  • the first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rs1, and the second pin is connected to the seventh pin of the U1, the third pin, the fifth pin, the tenth pin, and the twelfth pin.
  • the 4th pin is connected to the positive 14V power supply
  • the 11th pin is connected to the negative 14V power supply
  • the 6th pin is connected to the 7th pin through the resistor Rs2
  • the 7th pin is connected to the 3rd pin of the U10
  • the 8th pin is connected.
  • the third pin of U9 is connected to the 9th pin through the resistor Rs4, the 14th pin is connected through the series of resistors Rs4 and Rs3, the 9th pin is connected to the 14th pin through the resistor Rs3, and the 13th pin is connected to the U2 7 pins;
  • the first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
  • the first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 4th pin of U6, the 8th pin is connected to VCC;
  • the first pin and the third pin of the multiplier U11 are connected to the seventh pin of U1, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin is connected to VEE, the seventh pin.
  • the first pin and the third pin of the multiplier U13 are connected to the seventh pin of U2, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin is connected to VEE, the seventh pin. Connect to the 10th pin of U6 and the 8th pin is connected to VCC.
  • An analog circuit for realizing the automatic switching chaotic system of the Chen type seven system which is characterized in that the operational amplifier U1, the operational amplifier U2, the operational amplifier U3, the operational amplifier U5, the operational amplifier U8 and the multiplier U4, and the multiplier U9, multiplier U10, multiplier U11, multiplier U12, multiplier U13 and voltage comparator U7 and analog switch U6, the operational amplifier U1 is connected to voltage comparator U7, operational amplifier U2, operational amplifier U5, operational amplifier U8 , multiplier U4, multiplier U11, multiplier U12, the operational amplifier U2 is connected to operational amplifier U1, operational amplifier U5, voltage comparator U7, operational amplifier U8, multiplier U12, multiplier U13, the operational amplifier U3 is connected The operational amplifier U2, the multiplier U4, the operational amplifier U5 is connected to the analog switch U6, the voltage comparator U7 is connected to the analog switch U6, the operational amplifier U8 is connected to the operational amplifier U5, the multiplier U9, the multiplier U10, the multiplication U9, multiplier U10, multiplier U11
  • the first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, and the third pin, the fifth pin, the tenth pin, and the twelfth pin.
  • the ground is grounded
  • the fourth pin is connected to VCC
  • the eleventh pin is connected to VEE
  • the sixth pin is connected to the seventh pin through the capacitor C1
  • the seventh pin is connected to the thirteenth pin through the resistor R13
  • the U2 is connected through the potentiometer R22.
  • the second pin is connected to the first pin of U4, connected to the second pin of U5 through the resistor Ra1, connected to the fifth pin of U7, connected to the second pin of U8, connected to the first pin of U9, connected to U11.
  • the first pin and the third pin are connected to the third pin of U12, the eighth pin is connected to the ninth pin through the resistor R25, the thirteenth pin is connected to the 144th pin through the resistor R14, and the 14th pin passes the potential R11 is connected to the second pin;
  • the first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin.
  • the ground is grounded, the fourth pin is connected to VCC, the eleventh pin is connected to VEE, the sixth pin is connected to the seventh pin through the capacitor C2, and the seventh pin is connected to the second pin through the potentiometer R23, and is powered.
  • Resistor R24 is connected to the 9th pin of U1, connected to the 2nd pin of U1 through potentiometer R12, connected to pin 13 of U5 through Ra6, connected to pin 11 of U7, connected to pin 13 of U8, connected to U10
  • the first pin is connected to the first pin of U12, connected to the first pin and the third pin of U13
  • the eighth pin is connected to the ninth pin through the capacitor C3
  • the thirteenth pin is connected to the ninth pin through the resistor R34.
  • Pin, the 14th pin is connected to the 2nd pin of U3 through the potentiometer R32, and is connected to the 3rd pin of U4;
  • the first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the U3 is connected to the 14 pin of the U2 through the R32, and the third pin.
  • Pin ground, pin 4 is connected to VCC, pin 5, pin 6, pin 7, pin 8, pin 9, pin, pin 12, pin 13
  • the 14th pin is left floating, and the 11th pin is connected to VEE;
  • the first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin.
  • the pin is connected to the second pin of U2 through the potentiometer R21, and the eighth pin is connected to VCC;
  • the first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ra1, and the first pin is connected in series through the resistor Ra2 and the diode D4, and the resistor is passed through the resistor.
  • Ra1 and resistor Ra5 are connected in series to the 6th pin, and the series connection of the resistors Ra2 and Ra3 is connected to the 6th pin of U5, and the 3rd pin, the 5th pin, the 10th pin, and the 12th pin are grounded.
  • the 4 pin is connected to the positive 14V power supply, the 11th pin is connected to the negative 14V power supply, the 6th pin is connected to the 7th pin through the resistor Ra4, the 7th pin is connected to the 7th pin of the U6, and the 8th pin is connected to the U6 5 pin, connected to the 9th pin through the resistor Ra9, the 9th pin is connected to the 14th pin through the series connection of the resistor Ra8 and the diode D6, the 13th pin is connected through the series of the resistors Ra10 and Ra6, and the resistors Ra8 and Ra7 are passed.
  • the 12th pin in series the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5;
  • the first pin of the analog switch U6 is connected to the second pin of U7, the second pin and the thirteenth pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh of the U10. Pin, the 5th pin is connected to the 8th pin of U5, the 6th pin is connected to the 7th pin of U9, the 7th pin is connected to the 7th pin of U5, and the 8th pin is connected to U3 through potentiometer R31.
  • the 2nd pin, the 9th pin is left floating, the 10th pin is connected to the 7th pin of U13, the 11th pin is connected to the 7th pin of U12, the 12th pin is connected to the 7th pin of U11, the 14th lead The pin is grounded, the 15th pin is connected to the 1st pin of U7, and the 16th pin is connected to the 13th pin of U7;
  • the first pin of the voltage comparator U7 is connected to the positive 14V power supply through the resistor R05, and is connected in series with the diode D7 and the resistor R06.
  • the second pin is connected to the positive 14V power supply through the resistor R01, and is connected in series through the diode D1 and the resistor R02.
  • the third pin is connected to VCC, the fourth pin, the sixth pin, the tenth pin, and the twelfth pin are grounded, the fifth pin is connected to the seventh pin of U1, and the seventh pin is connected to the eighth pin of U2.
  • Pin, pin 8, pin 9, pin 14 is left floating, pin 11 is connected to pin 7 of U2, pin 13 is connected to positive 14V through resistor R03, through diode D2 and resistor R04 Series grounding;
  • the first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rs1, and the second pin is connected to the seventh pin of the U1, the third pin, the fifth pin, the tenth pin, and the twelfth pin.
  • the 4th pin is connected to the positive 14V power supply
  • the 11th pin is connected to the negative 14V power supply
  • the 6th pin is connected to the 7th pin through the resistor Rs2
  • the 7th pin is connected to the 3rd pin of the U10
  • the 8th pin is connected.
  • the third pin of U9 is connected to the 9th pin through the resistor Rs4, the 14th pin is connected through the series of resistors Rs4 and Rs3, the 9th pin is connected to the 14th pin through the resistor Rs3, and the 13th pin is connected to the U2 7 pins;
  • the first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
  • the first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 4th pin of U6, the 8th pin is connected to VCC;
  • the first pin and the third pin of the multiplier U11 are connected to the seventh pin of U1, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin is connected to VEE, the seventh pin.
  • the first pin and the third pin of the multiplier U13 are connected to the seventh pin of U2, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin is connected to VEE, the seventh pin. Connect to the 10th pin of U6 and the 8th pin is connected to VCC.
  • FIG. 1 is a schematic view showing a circuit connection structure of a preferred embodiment of the present invention.
  • FIG. 2 is a schematic diagram showing the structure of a peripheral circuit of the operational amplifier U1.
  • FIG. 3 is a schematic diagram showing the structure of the peripheral circuits of the operational amplifier U2 and the multiplier U4.
  • FIG. 4 is a schematic diagram showing the structure of a peripheral circuit of the operational amplifier U5.
  • FIG. 5 is a schematic diagram showing the structure of the peripheral circuits of the operational amplifier U8, the multiplier U9, and the multiplier U10.
  • FIG. 6 is a schematic diagram showing the peripheral circuit structure of the operational amplifier U3, the voltage comparator U7, the analog switch U6, the multiplier U11, the multiplier U12, and the multiplier U13.
  • the analog circuit for implementing the Chen type seven system automatic switching chaotic system is composed of an operational amplifier U1, an operational amplifier U2, an operational amplifier U3, an operational amplifier U5, an operational amplifier U8 and a multiplier U4, a multiplier U9, a multiplier U10,
  • the multiplier U11, the multiplier U12, the multiplier U13, and the voltage comparator U7 and the analog switch U6 are connected.
  • the operational amplifier U1 is connected to the voltage comparator U7, the operational amplifier U2, the operational amplifier U5, the operational amplifier U8, the multiplier U4, and the multiplication method.
  • the operational amplifier U2 is connected to an operational amplifier U1, an operational amplifier U5, a voltage comparator U7, an operational amplifier U8, a multiplier U12, a multiplier U13, and the operational amplifier U3 is connected to an operational amplifier U2, a multiplier U4, the operational amplifier U5 is connected to the analog switch U6, the voltage comparator U7 is connected to the analog switch U6, the operational amplifier U8 is connected to the operational amplifier U5, the multiplier U9, the multiplier U10, the multiplier U9, the multiplier U10 The multiplier U11, the multiplier U12 and the multiplier U13 are connected to the analog switch U6;
  • the first pin of the operational amplifier U1 is connected to the second pin through the resistor Rx, and is connected to the sixth pin through the resistor R1, and the third pin, the fifth pin, the tenth pin, and the twelfth pin.
  • the ground is grounded
  • the fourth pin is connected to VCC
  • the eleventh pin is connected to VEE
  • the sixth pin is connected to the seventh pin through the capacitor C1
  • the seventh pin is connected to the thirteenth pin through the resistor R13
  • the U2 is connected through the potentiometer R22.
  • the second pin is connected to the first pin of U4, connected to the second pin of U5 through the resistor Ra1, connected to the fifth pin of U7, connected to the second pin of U8, connected to the first pin of U9, connected to U11.
  • the first pin and the third pin are connected to the third pin of U12, the eighth pin is connected to the ninth pin through the resistor R25, the thirteenth pin is connected to the 144th pin through the resistor R14, and the 14th pin passes the potential R11 is connected to the second pin;
  • the first pin of the operational amplifier U2 is connected to the second pin through the resistor Ry, and is connected to the sixth pin through the resistor R2, and the third pin, the fifth pin, the tenth pin, and the twelfth pin.
  • the ground is grounded, the 4th pin is connected to VCC, the 11th pin is connected to VEE, the 6th pin is connected to the 7th pin through the capacitor C2, the 7th pin is connected to the 2nd pin through the potentiometer R23, and the U1 is connected through the resistor R24.
  • the 9th pin is connected to the 2nd pin of U1 through potentiometer R12, the 13th pin of U5 is connected to Ra5 through Ra6, the 11th pin of U7 is connected, the 13th pin of U8 is connected, and the first lead of U10 is connected.
  • the pin is connected to the first pin of U12, connected to the first pin and the third pin of U13, the eighth pin is connected to the ninth pin through the capacitor C3, and the thirteenth pin is connected to the 144th pin through the resistor R34.
  • the 14 pin is connected to the second pin of U3 through the potentiometer R32, and is connected to the third pin of U4;
  • the first pin of the operational amplifier U3 is connected to the second pin through the resistor Rz, and is connected to the ninth pin of the U2 through the resistor R3, and the second pin of the U3 is connected to the 14 pin of the U2 through the R32, and the third pin.
  • Pin ground, pin 4 is connected to VCC, pin 5, pin 6, pin 7, pin 8, pin 9, pin, pin 12, pin 13
  • the 14th pin is left floating, and the 11th pin is connected to VEE;
  • the first pin of the multiplier U4 is connected to the seventh pin of U1, the third pin is connected to the 14th pin of U2, the second, fourth, and sixth pins are grounded, and the fifth pin is connected to VEE, the seventh pin.
  • the pin is connected to the second pin of U2 through the potentiometer R21, and the eighth pin is connected to VCC;
  • the first pin of the operational amplifier U5 is connected to the second pin through the diode D3, the second pin is connected to the seventh pin of U1 through the resistor Ra1, and the first pin is connected in series through the resistor Ra2 and the diode D4, and the resistor is passed through the resistor.
  • Ra1 and resistor Ra5 are connected in series to the sixth pin, and the series of resistors Ra2 and Ra3 are connected to the sixth pin of U5, the third pin, the fifth pin, the tenth pin, the twelfth pin are grounded, and the fourth pin
  • the pin is connected to the positive 14V power supply
  • the 11th pin is connected to the negative 14V power supply
  • the 6th pin is connected to the 7th pin through the resistor Ra4
  • the 7th pin is connected to the 7th pin of the U6, and the 8th pin is connected to the 5th of the U6.
  • the pin is connected to the 9th pin through the resistor Ra9, and the 9th pin is connected to the 14th pin through the series of the resistor Ra8 and the diode D6, and the resistors Ra10 and Ra6 are passed.
  • the serial connection is connected to the 13th pin, and the 12th pin is connected in series through the resistors Ra8 and Ra7.
  • the 13th pin is connected to the 14th pin through the series connection of the resistor Ra7 and the diode D6, and the 14th pin is connected to the 13th pin through the diode D5. foot;
  • the first pin of the analog switch U6 is connected to the second pin of U7, the second pin and the thirteenth pin are connected to the positive 14V power supply, the third pin is connected to the negative 14V power supply, and the fourth pin is connected to the seventh of the U10. Pin, the 5th pin is connected to the 8th pin of U5, the 6th pin is connected to the 7th pin of U9, the 7th pin is connected to the 7th pin of U5, and the 8th pin is connected to U3 through potentiometer R31.
  • the 2nd pin, the 9th pin is left floating, the 10th pin is connected to the 7th pin of U13, the 11th pin is connected to the 7th pin of U12, the 12th pin is connected to the 7th pin of U11, the 14th lead The pin is grounded, the 15th pin is connected to the 1st pin of U7, and the 16th pin is connected to the 13th pin of U7;
  • the first pin of the voltage comparator U7 is connected to the positive 14V power supply through the resistor R05, and is connected in series with the diode D7 and the resistor R06.
  • the second pin is connected to the positive 14V power supply through the resistor R01, and is connected in series through the diode D1 and the resistor R02.
  • the third pin is connected to VCC, the fourth pin, the sixth pin, the tenth pin, and the twelfth pin are grounded, the fifth pin is connected to the seventh pin of U1, and the seventh pin is connected to the eighth pin of U2.
  • Pin, pin 8, pin 9, pin 14 is left floating, pin 11 is connected to pin 7 of U2, pin 13 is connected to positive 14V through resistor R03, through diode D2 and resistor R04 Series grounding;
  • the first pin of the operational amplifier U8 is connected to the sixth pin through the resistor Rs1, and the second pin is connected to the seventh pin of the U1, the third pin, the fifth pin, the tenth pin, and the twelfth pin.
  • the 4th pin is connected to the positive 14V power supply
  • the 11th pin is connected to the negative 14V power supply
  • the 6th pin is connected to the 7th pin through the resistor Rs2
  • the 7th pin is connected to the 3rd pin of the U10
  • the 8th pin is connected.
  • the third pin of U9 is connected to the 9th pin through the resistor Rs4, the 14th pin is connected through the series of resistors Rs4 and Rs3, the 9th pin is connected to the 14th pin through the resistor Rs3, and the 13th pin is connected to the U2 7 pins;
  • the first pin of the multiplier U9 is connected to the seventh pin of U1, the third pin is connected to the eighth pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 6th pin of U6, and the 8th pin is connected to VCC;
  • the first pin of the multiplier U10 is connected to the seventh pin of U2, the third pin is connected to the seventh pin of U8, the second pin, the fourth pin, the sixth pin are grounded, and the fifth pin Connect to VEE, the 7th pin is connected to the 4th pin of U6, the 8th pin is connected to VCC;
  • the first pin and the third pin of the multiplier U11 are connected to the seventh pin of U1, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin is connected to VEE, the seventh pin.
  • the first pin and the third pin of the multiplier U13 are connected to the seventh pin of U2, the second pin, the fourth pin, and the sixth pin are grounded, and the fifth pin is connected to VEE, the seventh pin. Connect to the 10th pin of U6 and the 8th pin is connected to VCC.

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Amplifiers (AREA)

Abstract

一种实现Chen型七个***自动切换混沌***的方法及模拟电路,所述实现Chen型七个***自动切换混沌电路由运算放大器U1、运算放大器U2、运算放大器U3、运算放大器U5、运算放大器U8与乘法器U4、乘法器U9、乘法器U10,乘法器U11,乘法器U12,乘法器U13及电压比较器U7和模拟开关U6组成,利用模拟电路实现了Lorenz型七个***自动切换混沌***的方法及模拟电路,七个子***中具有不同的平衡点,比具有相同平衡点的子***自动切换具有更大的随机性,所产生的数字序列更适合用于基于混沌的保密通信中,在基于混沌的保密通信中具有更好的应用前景。

Description

一种实现Chen型七个***自动切换混沌***的方法及模拟电路 技术领域
本发明涉及实现七个***自动切换模拟电路,具体地讲,涉及一种实现Chen型七个***自动切换混沌***的方法及模拟电路。
背景技术
目前,己有多种方法用模拟电路实现整数阶和分数阶混沌***及电路,但用模拟电路实现自动切换混沌***的子***个数比较少,一般不超过四个,并且己有的自动切换混沌***的子***具有相同的平衡点,还没有具有不同平衡点的多个子混沌***自动切换的方法及模拟电路的公开,本发明中的七个子***中具有不同的平衡点,比具有相同平衡点的子***自动切换具有更大的随机性,所产生的数字序列更适合用于基于混沌的保密通信中,在基于混沌的保密通信中具有更好的应用前景。
发明内容
针对现有技术的不足,本发明提供了一种实现Chen型七个***自动切换混沌***的方法及模拟电路,本发明采用如下技术手段实现发明目的:
1、一种实现Chen型七个***自动切换混沌***的方法,其特征是在于,包括以下步骤:
(1)根据Chen型混沌***i为:
Figure PCTCN2015000384-appb-000001
(2)根据Chen型混沌***ii为:
Figure PCTCN2015000384-appb-000002
(3)根据Chen型混沌***iii为:
Figure PCTCN2015000384-appb-000003
(4)根据Chen型混沌***iv为:
Figure PCTCN2015000384-appb-000004
(5)根据Chen型混沌***v为:
Figure PCTCN2015000384-appb-000005
(6)根据符号函数vi和vii为:
Figure PCTCN2015000384-appb-000006
Figure PCTCN2015000384-appb-000007
(7)根据Chen型混沌***viii为:
Figure PCTCN2015000384-appb-000008
(8)根据Chen型混沌***ix为:
Figure PCTCN2015000384-appb-000009
(9)根据选择函数为:
Figure PCTCN2015000384-appb-000010
(10)根据Chen型混沌***i-v和viii-ix及选择函数x构造一个Chen型七个***自动切换混沌***xi:
Figure PCTCN2015000384-appb-000011
(11)按照混沌***xi构造模拟电路***,利用电压比较器U7获得三个模拟的高低电平,x>=0、x>0,y>=0、y>0及z>0、z>=0,作为模拟开关U6的控制输入,根据三个模拟电平的不同组合情况,实现选择函数f(xyz)的七种不同输出,当f(xyz)=0时,不输出选择信号,模拟开关U6的输出连接运算放大器U3,从而实现七个不同混沌***的自动 切换,运算放大器U1,运算放大器U2,运算放大器U3,运算放大器U5,运算放大器U8采用LF347,乘法器U4,乘法器U9,乘法器U10,乘法器U11,乘法器U12,乘法器U13采用AD633,模拟开关U6采用ADG408,电压比较器U7采用LM139;
所述运算放大器U1的第1引脚通过电阻Rx与第2引脚相接,通过电阻R1与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚通过电容C1接第7引脚,第7引脚通过电阻R13接第13引脚,通过电位器R22接U2的第2引脚,接U4的第1引脚,通过电阻Ra1接U5的第2引脚,接U7的第5引脚,接U8的第2引脚,接U9的第1引脚,接U11的第1引脚和第3引接,接U12的第3引脚,第8引脚通过电阻R25接第9引脚,第13引脚通过电阻R14接第14引脚,第14引脚通过电位器R11接第2引脚;
所述运算放大器U2的第1引脚通过电阻Ry与第2引脚相接,通过电阻R2与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚通过电容C2接第7引脚,第7引脚通过电位器R23与第2引脚相连,通过电阻R24接U1的第9引脚,通过电位器R12接U1的第2引脚,通过Ra6接U5的第13引脚,接U7的第11引脚,接U8的第13引脚,接U10的第1引脚,接U12的第1引脚,接U13的第1引脚和第3引脚,第8引脚通过电容C3接第9引脚,第13引脚通过电阻R34接第14引脚,第14引脚通过电位器R32接U3的第2引脚,接U4的第3引脚;
所述运算放大器U3第1引脚通过电阻Rz与第2引脚相接,通过电阻R3与U2的第9引脚相接,U3的第2引脚通过R32接U2的14引脚,第3引脚接地,第4引脚接VCC,第5引脚、第6引脚、第7引脚、第8引脚、第9引脚、第10引脚、第12引脚、第13引脚、第14引脚悬空,第11引脚接VEE;
所述乘法器U4的第1引脚接U1的第7引脚,第3引脚接U2的第14引脚,第2、4、6引脚均接地,第5引脚接VEE,第7引脚接通过电位器R21接U2的第2引脚,第8引脚接VCC;
所述运算放大器U5的第1引脚通过二极管D3接第2引脚,第2引脚通过电阻Ra1接U1的第7引脚,通过电阻Ra2和二极管D4的串联接第1引脚,通过电阻Ra1和电阻Ra5的串联接第6引脚,通过电阻Ra2和Ra3的串联接U5的接第6引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Ra4接第7引脚,第7引脚接U6的第7引脚,第8引脚接U6的第5引脚,通过电阻Ra9接第9引脚,第9引脚通过电阻Ra8和二极管D6的串联接第14引脚,通过电阻Ra10和Ra6的串联接第13引脚,通过电阻Ra8和Ra7的串联接第12引脚,第13引脚通过电阻Ra7和二极管D6的串联接第14引脚,第14引脚通过二极管D5接第13引脚;
所述模拟开关U6的第1引脚接U7的第2引脚,第2引脚、第13引脚接正14V电源,第3引脚接负14V电源,第4引脚接U10的第7引脚,第5引脚接U5的第8引脚,第6引脚接U9的第7引脚,第7引脚接U5的第7引脚,第8引脚通过电位器R31接U3的第2引脚,第9引脚悬空,第10引脚接U13的第7引脚,第11引脚接U12的第7引脚,第12引脚接U11的第7引脚,第14引脚接地,第15引脚接U7的第1引脚,第16引脚接U7的第13引脚;
所述电压比较器U7的第1引脚通过电阻R05接正14V电源,通过二极管D7和电阻 R06的串联接地,第2引脚通过电阻R01接正14V电源,通过二极管D1和电阻R02的串联接地,第3引脚接VCC,第4引脚、第6引脚、第10引脚、第12引脚接地,第5引脚接U1的第7引脚,第7引脚接U2的第8引脚,第8引脚、第9引脚、第14引脚悬空,第11引脚接U2的第7引脚,第13引脚通过电阻R03接正14V电源,通过二极管D2和电阻R04的串联接地;
所述运算放大器U8的第1引脚通过电阻Rs1接第6引脚,第2引脚接U1的第7引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Rs2接第7引脚,第7引脚接U10的第3引脚,第8引脚接U9的第3引脚,通过电阻Rs4接第9引脚,通过电阻Rs4和Rs3的串联接第14引脚,第9引脚通过电阻Rs3接第14引脚,第13引脚接U2的第7引脚;
所述乘法器U9的第1引脚接U1的第7引脚,第3引脚接U8的第8引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第6引脚,第8引脚接VCC;
所述乘法器U10的第1引脚接U2的第7引脚,第3引脚接U8的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第4引脚第8引脚接VCC;
所述乘法器U11的第1引脚和第3引脚接U1的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第12引脚,第8引脚接VCC;
所述乘法器U12的第1引脚和接U2的第7引脚,第3引脚接U1的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第11引脚,第8引脚接VCC;
所述乘法器U13的第1引脚和第3引脚接U2的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第10引脚,第8引脚接VCC。
2、一种实现Chen型七个***自动切换混沌***的模拟电路,其特征是在于,由运算放大器U1、运算放大器U2、运算放大器U3、运算放大器U5、运算放大器U8与乘法器U4、乘法器U9、乘法器U10、乘法器U11、乘法器U12、乘法器U13及电压比较器U7和模拟开关U6组成,所述运算放大器U1连接电压比较器U7,运算放大器U2,运算放大器U5、运算放大器U8,乘法器U4,乘法器U11,乘法器U12,所述运算放大器U2连接运算放大器U1、运算放大器U5、电压比较器U7、运算放大器U8,乘法器U12,乘法器U13,所述运算放大器U3连接运算放大器U2,乘法器U4,所述运算放大器U5连接模拟开关U6,所述电压比较器U7连接模拟开关U6,所述运算放大器U8连接运算放大器U5、乘法器U9、乘法器U10,所述乘法器U9、乘法器U10、乘法器U11、乘法器U12和乘法器U13连接模拟开关U6;
所述运算放大器U1的第1引脚通过电阻Rx与第2引脚相接,通过电阻R1与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚通过电容C1接第7引脚,第7引脚通过电阻R13接第13引脚,通过电位器R22接U2的第2引脚,接U4的第1引脚,通过电阻Ra1接U5的第2引脚,接U7的第5引脚,接U8的第2引脚,接U9的第1引脚,接U11的第1引脚和第3引接,接U12的第3引脚,第8引脚通过电阻R25接第9引脚,第13引脚通过电阻R14接第14引脚,第14引脚通过电位器R11接第2引脚;
所述运算放大器U2的第1引脚通过电阻Ry与第2引脚相接,通过电阻R2与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚通过电容C2接第7引脚,第7引脚通过电位器R23与第2引脚相连,通过电 阻R24接U1的第9引脚,通过电位器R12接U1的第2引脚,通过Ra6接U5的第13引脚,接U7的第11引脚,接U8的第13引脚,接U10的第1引脚,接U12的第1引脚,接U13的第1引脚和第3引脚,第8引脚通过电容C3接第9引脚,第13引脚通过电阻R34接第14引脚,第14引脚通过电位器R32接U3的第2引脚,接U4的第3引脚;
所述运算放大器U3第1引脚通过电阻Rz与第2引脚相接,通过电阻R3与U2的第9引脚相接,U3的第2引脚通过R32接U2的14引脚,第3引脚接地,第4引脚接VCC,第5引脚、第6引脚、第7引脚、第8引脚、第9引脚、第10引脚、第12引脚、第13引脚、第14引脚悬空,第11引脚接VEE;
所述乘法器U4的第1引脚接U1的第7引脚,第3引脚接U2的第14引脚,第2、4、6引脚均接地,第5引脚接VEE,第7引脚接通过电位器R21接U2的第2引脚,第8引脚接VCC;
所述运算放大器U5的第1引脚通过二极管D3接第2引脚,第2引脚通过电阻Ra1接U1的第7引脚,通过电阻Ra2和二极管D4的串联接第1引脚,通过电阻Ra1和电阻Ra5的串联接第6引脚,通过电阻Ra2和Ra3的串联接U5的接第6引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Ra4接第7引脚,第7引脚接U6的第7引脚,第8引脚接U6的第5引脚,通过电阻Ra9接第9引脚,第9引脚通过电阻Ra8和二极管D6的串联接第14引脚,通过电阻Ra10和Ra6的串联接第13引脚,通过电阻Ra8和Ra7的串联接第12引脚,第13引脚通过电阻Ra7和二极管D6的串联接第14引脚,第14引脚通过二极管D5接第13引脚;
所述模拟开关U6的第1引脚接U7的第2引脚,第2引脚、第13引脚接正14V电源,第3引脚接负14V电源,第4引脚接U10的第7引脚,第5引脚接U5的第8引脚,第6引脚接U9的第7引脚,第7引脚接U5的第7引脚,第8引脚通过电位器R31接U3的第2引脚,第9引脚悬空,第10引脚接U13的第7引脚,第11引脚接U12的第7引脚,第12引脚接U11的第7引脚,第14引脚接地,第15引脚接U7的第1引脚,第16引脚接U7的第13引脚;
所述电压比较器U7的第1引脚通过电阻R05接正14V电源,通过二极管D7和电阻R06的串联接地,第2引脚通过电阻R01接正14V电源,通过二极管D1和电阻R02的串联接地,第3引脚接VCC,第4引脚、第6引脚、第10引脚、第12引脚接地,第5引脚接U1的第7引脚,第7引脚接U2的第8引脚,第8引脚、第9引脚、第14引脚悬空,第11引脚接U2的第7引脚,第13引脚通过电阻R03接正14V电源,通过二极管D2和电阻R04的串联接地;
所述运算放大器U8的第1引脚通过电阻Rs1接第6引脚,第2引脚接U1的第7引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Rs2接第7引脚,第7引脚接U10的第3引脚,第8引脚接U9的第3引脚,通过电阻Rs4接第9引脚,通过电阻Rs4和Rs3的串联接第14引脚,第9引脚通过电阻Rs3接第14引脚,第13引脚接U2的第7引脚;
所述乘法器U9的第1引脚接U1的第7引脚,第3引脚接U8的第8引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第6引脚,第8引脚接VCC;
所述乘法器U10的第1引脚接U2的第7引脚,第3引脚接U8的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第4引脚第8引脚接VCC;
所述乘法器U11的第1引脚和第3引脚接U1的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第12引脚,第8引脚接VCC;
所述乘法器U12的第1引脚和接U2的第7引脚,第3引脚接U1的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第11引脚,第8引脚接VCC;
所述乘法器U13的第1引脚和第3引脚接U2的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第10引脚,第8引脚接VCC。
附图说明
图1为本实用新型优选实施例的电路连接结构示意图。
图2为运算放大器U1***电路结构示意图。
图3为运算放大器U2和乘法器U4***电路结构示意图。
图4为运算放大器U5***电路结构示意图。
图5为运算放大器U8、乘法器U9和乘法器U10***电路结构示意图。
图6为运算放大器U3、电压比较器U7、模拟开关U6和乘法器U11、乘法器U12及乘法器U13的***电路结构示意图。
具体实施方式
下面结合附图和优选实施例对发明作更进一步的详细描述。
参见图1-图6,构造Chen型七个***自动切换混沌***,本优选实施例选择的***:
(1)根据Chen型混沌***i为:
Figure PCTCN2015000384-appb-000012
(2)根据Chen型混沌***ii为:
Figure PCTCN2015000384-appb-000013
(3)根据Chen型混沌***iii为:
Figure PCTCN2015000384-appb-000014
(4)根据Chen型混沌***iv为:
Figure PCTCN2015000384-appb-000015
(5)根据Chen型混沌***v为:
Figure PCTCN2015000384-appb-000016
(6)根据符号函数vi和vii为:
Figure PCTCN2015000384-appb-000017
Figure PCTCN2015000384-appb-000018
(7)根据Chen型混沌***viii为:
Figure PCTCN2015000384-appb-000019
(8)根据Chen型混沌***ix为:
Figure PCTCN2015000384-appb-000020
(9)根据选择函数为:
Figure PCTCN2015000384-appb-000021
(10)根据Chen型混沌***i-v和viii-ix及选择函数x构造一个Chen型七个***自动切换混沌***xi:
Figure PCTCN2015000384-appb-000022
(11)按照混沌***xi构造模拟电路***,利用电压比较器U7获得三个模拟的高低电平,x>=0、x>0,y>=0、y>0及z>0、z>=0,作为模拟开关U6的控制输入,根据三个模拟电平的不同组合情况,实现选择函数f(xyz)的七种不同输出,当f(xyz)=0时,不输出选择信号,模拟开关U6的输出连接运算放大器U3,从而实现七个不同混沌***的自动 切换,运算放大器U1,运算放大器U2,运算放大器U3,运算放大器U5,运算放大器U8采用LF347,乘法器U4,乘法器U9,乘法器U10,乘法器U11,乘法器U12,乘法器U13采用AD633,模拟开关U6采用ADG408,电压比较器U7采用LM139;
所述一种实现Chen型七个***自动切换混沌***的模拟电路由运算放大器U1、运算放大器U2、运算放大器U3、运算放大器U5、运算放大器U8与乘法器U4、乘法器U9、乘法器U10、乘法器U11、乘法器U12、乘法器U13及电压比较器U7和模拟开关U6组成,所述运算放大器U1连接电压比较器U7,运算放大器U2,运算放大器U5、运算放大器U8,乘法器U4,乘法器U11,乘法器U12,所述运算放大器U2连接运算放大器U1、运算放大器U5、电压比较器U7、运算放大器U8,乘法器U12,乘法器U13,所述运算放大器U3连接运算放大器U2,乘法器U4,所述运算放大器U5连接模拟开关U6,所述电压比较器U7连接模拟开关U6,所述运算放大器U8连接运算放大器U5、乘法器U9、乘法器U10,所述乘法器U9、乘法器U10、乘法器U11、乘法器U12和乘法器U13连接模拟开关U6;
所述运算放大器U1的第1引脚通过电阻Rx与第2引脚相接,通过电阻R1与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚通过电容C1接第7引脚,第7引脚通过电阻R13接第13引脚,通过电位器R22接U2的第2引脚,接U4的第1引脚,通过电阻Ra1接U5的第2引脚,接U7的第5引脚,接U8的第2引脚,接U9的第1引脚,接U11的第1引脚和第3引接,接U12的第3引脚,第8引脚通过电阻R25接第9引脚,第13引脚通过电阻R14接第14引脚,第14引脚通过电位器R11接第2引脚;
所述运算放大器U2的第1引脚通过电阻Ry与第2引脚相接,通过电阻R2与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚通过电容C2接第7引脚,第7引脚通过电位器R23与第2引脚相连,通过电阻R24接U1的第9引脚,通过电位器R12接U1的第2引脚,通过Ra6接U5的第13引脚,接U7的第11引脚,接U8的第13引脚,接U10的第1引脚,接U12的第1引脚,接U13的第1引脚和第3引脚,第8引脚通过电容C3接第9引脚,第13引脚通过电阻R34接第14引脚,第14引脚通过电位器R32接U3的第2引脚,接U4的第3引脚;
所述运算放大器U3第1引脚通过电阻Rz与第2引脚相接,通过电阻R3与U2的第9引脚相接,U3的第2引脚通过R32接U2的14引脚,第3引脚接地,第4引脚接VCC,第5引脚、第6引脚、第7引脚、第8引脚、第9引脚、第10引脚、第12引脚、第13引脚、第14引脚悬空,第11引脚接VEE;
所述乘法器U4的第1引脚接U1的第7引脚,第3引脚接U2的第14引脚,第2、4、6引脚均接地,第5引脚接VEE,第7引脚接通过电位器R21接U2的第2引脚,第8引脚接VCC;
所述运算放大器U5的第1引脚通过二极管D3接第2引脚,第2引脚通过电阻Ra1接U1的第7引脚,通过电阻Ra2和二极管D4的串联接第1引脚,通过电阻Ra1和电阻Ra5的串联接第6引脚,通过电阻Ra2和Ra3的串联接U5的第6引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Ra4接第7引脚,第7引脚接U6的第7引脚,第8引脚接U6的第5引脚,通过电阻Ra9接第9引脚,第9引脚通过电阻Ra8和二极管D6的串联接第14引脚,通过电阻Ra10和Ra6 的串联接第13引脚,通过电阻Ra8和Ra7的串联接第12引脚,第13引脚通过电阻Ra7和二极管D6的串联接第14引脚,第14引脚通过二极管D5接第13引脚;
所述模拟开关U6的第1引脚接U7的第2引脚,第2引脚、第13引脚接正14V电源,第3引脚接负14V电源,第4引脚接U10的第7引脚,第5引脚接U5的第8引脚,第6引脚接U9的第7引脚,第7引脚接U5的第7引脚,第8引脚通过电位器R31接U3的第2引脚,第9引脚悬空,第10引脚接U13的第7引脚,第11引脚接U12的第7引脚,第12引脚接U11的第7引脚,第14引脚接地,第15引脚接U7的第1引脚,第16引脚接U7的第13引脚;
所述电压比较器U7的第1引脚通过电阻R05接正14V电源,通过二极管D7和电阻R06的串联接地,第2引脚通过电阻R01接正14V电源,通过二极管D1和电阻R02的串联接地,第3引脚接VCC,第4引脚、第6引脚、第10引脚、第12引脚接地,第5引脚接U1的第7引脚,第7引脚接U2的第8引脚,第8引脚、第9引脚、第14引脚悬空,第11引脚接U2的第7引脚,第13引脚通过电阻R03接正14V电源,通过二极管D2和电阻R04的串联接地;
所述运算放大器U8的第1引脚通过电阻Rs1接第6引脚,第2引脚接U1的第7引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Rs2接第7引脚,第7引脚接U10的第3引脚,第8引脚接U9的第3引脚,通过电阻Rs4接第9引脚,通过电阻Rs4和Rs3的串联接第14引脚,第9引脚通过电阻Rs3接第14引脚,第13引脚接U2的第7引脚;
所述乘法器U9的第1引脚接U1的第7引脚,第3引脚接U8的第8引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第6引脚,第8引脚接VCC;
所述乘法器U10的第1引脚接U2的第7引脚,第3引脚接U8的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第4引脚第8引脚接VCC;
所述乘法器U11的第1引脚和第3引脚接U1的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第12引脚,第8引脚接VCC;
所述乘法器U12的第1引脚和接U2的第7引脚,第3引脚接U1的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第11引脚,第8引脚接VCC;
所述乘法器U13的第1引脚和第3引脚接U2的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第10引脚,第8引脚接VCC。
当然,上述说明并非对实用新型的限制,本实用新型也不仅限于上述举例,本技术领域的普通技术人员在本实用新型的实质范围内所做出的变化、改型、添加或替换,也属于本实用新型的保护范围。

Claims (2)

  1. 一种实现Chen型七个***自动切换混沌***的方法,其特征是在于,包括以下步骤:
    (1)根据Chen型混沌***i为:
    Figure PCTCN2015000384-appb-100001
    (2)根据Chen型混沌***ii为:
    Figure PCTCN2015000384-appb-100002
    (3)根据Chen型混沌***iii为:
    Figure PCTCN2015000384-appb-100003
    (4)根据Chen型混沌***iv为:
    Figure PCTCN2015000384-appb-100004
    (5)根据Chen型混沌***v为:
    Figure PCTCN2015000384-appb-100005
    (6)根据符号函数vi和vii为:
    Figure PCTCN2015000384-appb-100006
    Figure PCTCN2015000384-appb-100007
    (7)根据Chen型混沌***viii为:
    Figure PCTCN2015000384-appb-100008
    (8)根据Chen型混沌***ix为:
    Figure PCTCN2015000384-appb-100009
    (9)根据选择函数为:
    Figure PCTCN2015000384-appb-100010
    (10)根据Chen型混沌***i-v和viii-ix及选择函数x构造一个Chen型七个***自动切换混沌***xi:
    Figure PCTCN2015000384-appb-100011
    (11)按照混沌***xi构造模拟电路***,利用电压比较器U7获得三个模拟的高低电平,x>=0、x<0,y>=0、y<0及z>0、z<=0,作为模拟开关U6的控制输入,根据三个模拟电平的不同组合情况,实现选择函数f(xyz)的七种不同输出,当f(xyz)=0时,不输出选择信号,模拟开关U6的输出连接运算放大器U3,从而实现七个不同混沌***的自动切换,运算放大器U1,运算放大器U2,运算放大器U3,运算放大器U5,运算放大器U8采用LF347,乘法器U4,乘法器U9,乘法器U10,乘法器U11,乘法器U12,乘法器U13采用AD633,模拟开关U6采用ADG408,电压比较器U7采用LM139;
    所述运算放大器U1的第1引脚通过电阻Rx与第2引脚相接,通过电阻R1与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚通过电容C1接第7引脚,第7引脚通过电阻R13接第13引脚,通过电位器R22接U2的第2引脚,接U4的第1引脚,通过电阻Ra1接U5的第2引脚,接U7的第5引脚,接U8的第2引脚,接U9的第1引脚,接U11的第1引脚和第3引接,接U12的第3引脚,第8引脚通过电阻R25接第9引脚,第13引脚通过电阻R14接第14引脚,第14引脚通过电位器R11接第2引脚;
    所述运算放大器U2的第1引脚通过电阻Ry与第2引脚相接,通过电阻R2与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚通过电容C2接第7引脚,第7引脚通过电位器R23与第2引脚相连,通过电阻R24接U1的第9引脚,通过电位器R12接U1的第2引脚,通过Ra6接U5的第13引脚,接U7的第11引脚,接U8的第13引脚,接U10的第1引脚,接U12的第1引脚,接U13的第1引脚和第3引脚,第8引脚通过电容C3接第9引脚,第13引脚通过电阻R34接第14引脚,第14 引脚通过电位器R32接U3的第2引脚,接U4的第3引脚;
    所述运算放大器U3第1引脚通过电阻Rz与第2引脚相接,通过电阻R3与U2的第9引脚相接,U3的第2引脚通过R32接U2的14引脚,第3引脚接地,第4引脚接VCC,第5引脚、第6引脚、第7引脚、第8引脚、第9引脚、第10引脚、第12引脚、第13引脚、第14引脚悬空,第11引脚接VEE;
    所述乘法器U4的第1引脚接U1的第7引脚,第3引脚接U2的第14引脚,第2、4、6引脚均接地,第5引脚接VEE,第7引脚接通过电位器R21接U2的第2引脚,第8引脚接VCC;
    所述运算放大器U5的第1引脚通过二极管D3接第2引脚,第2引脚通过电阻Ra1接U1的第7引脚,通过电阻Ra2和二极管D4的串联接第1引脚,通过电阻Ra1和电阻Ra5的串联接第6引脚,通过电阻Ra2和Ra3的串联接U5的第6引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Ra4接第7引脚,第7引脚接U6的第7引脚,第8引脚接U6的第5引脚,通过电阻Ra9接第9引脚,第9引脚通过电阻Ra8和二极管D6的串联接第14引脚,通过电阻Ra10和Ra6的串联接第13引脚,通过电阻Ra8和Ra7的串联接第12引脚,第13引脚通过电阻Ra7和二极管D6的串联接第14引脚,第14引脚通过二极管D5接第13引脚;
    所述模拟开关U6的第1引脚接U7的第2引脚,第2引脚、第13引脚接正14V电源,第3引脚接负14V电源,第4引脚接U10的第7引脚,第5引脚接U5的第8引脚,第6引脚接U9的第7引脚,第7引脚接U5的第7引脚,第8引脚通过电位器R31接U3的第2引脚,第9引脚悬空,第10引脚接U13的第7引脚,第11引脚接U12的第7引脚,第12引脚接U11的第7引脚,第14引脚接地,第15引脚接U7的第1引脚,第16引脚接U7的第13引脚;
    所述电压比较器U7的第1引脚通过电阻RO5接正14V电源,通过二极管D7和电阻RO6的串联接地,第2引脚通过电阻RO1接正14V电源,通过二极管D1和电阻RO2的串联接地,第3引脚接VCC,第4引脚、第6引脚、第10引脚、第12引脚接地,第5引脚接U1的第7引脚,第7引脚接U2的第8引脚,第8引脚、第9引脚、第14引脚悬空,第11引脚接U2的第7引脚,第13引脚通过电阻RO3接正14V电源,通过二极管D2和电阻RO4的串联接地;
    所述运算放大器U8的第1引脚通过电阻Rs1接第6引脚,第2引脚接U1的第7引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Rs2接第7引脚,第7引脚接U10的第3引脚,第8引脚接U9的第3引脚,通过电阻Rs4接第9引脚,通过电阻Rs4和Rs3的串联接第14引脚,第9引脚通过电阻Rs3接第14引脚,第13引脚接U2的第7引脚;
    所述乘法器U9的第1引脚接U1的第7引脚,第3引脚接U8的第8引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第6引脚,第8引脚接VCC;
    所述乘法器U10的第1引脚接U2的第7引脚,第3引脚接U8的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第4引脚第8引脚接VCC;
    所述乘法器U11的第1引脚和第3引脚接U1的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第12引脚,第8引脚接VCC;
    所述乘法器U12的第1引脚和接U2的第7引脚,第3引脚接U1的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第11引脚,第8引脚接VCC;
    所述乘法器U13的第1引脚和第3引脚接U2的第7引脚,第2引脚、第4引脚、第6引 脚接地,第5引脚接VEE,第7引脚接U6的第10引脚,第8引脚接VCC。
  2. 一种实现Chen型七个***自动切换混沌***的模拟电路,其特征是在于,由运算放大器U1、运算放大器U2、运算放大器U3、运算放大器U5、运算放大器U8与乘法器U4、乘法器U9、乘法器U10、乘法器U11、乘法器U12、乘法器U13及电压比较器U7和模拟开关U6组成,所述运算放大器U1连接电压比较器U7,运算放大器U2,运算放大器U5、运算放大器U8,乘法器U4,乘法器U11,乘法器U12,所述运算放大器U2连接运算放大器U1、运算放大器U5、电压比较器U7、运算放大器U8,乘法器U12,乘法器U13,所述运算放大器U3连接运算放大器U2,乘法器U4,所述运算放大器U5连接模拟开关U6,所述电压比较器U7连接模拟开关U6,所述运算放大器U8连接运算放大器U5、乘法器U9、乘法器U10,所述乘法器U9、乘法器U10、乘法器U11、乘法器U12和乘法器U13连接模拟开关U6;
    所述运算放大器U1的第1引脚通过电阻Rx与第2引脚相接,通过电阻R1与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚通过电容C1接第7引脚,第7引脚通过电阻R13接第13引脚,通过电位器R22接U2的第2引脚,接U4的第1引脚,通过电阻Ra1接U5的第2引脚,接U7的第5引脚,接U8的第2引脚,接U9的第1引脚,接U11的第1引脚和第3引接,接U12的第3引脚,第8引脚通过电阻R25接第9引脚,第13引脚通过电阻R14接第14引脚,第14引脚通过电位器R11接第2引脚;
    所述运算放大器U2的第1引脚通过电阻Ry与第2引脚相接,通过电阻R2与第6引脚相接,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接VCC,第11引脚接VEE,第6引脚通过电容C2接第7引脚,第7引脚通过电位器R23与第2引脚相连,通过电阻R24接U1的第9引脚,通过电位器R12接U1的第2引脚,通过Ra6接U5的第13引脚,接U7的第11引脚,接U8的第13引脚,接U10的第1引脚,接U12的第1引脚,接U13的第1引脚和第3引脚,第8引脚通过电容C3接第9引脚,第13引脚通过电阻R34接第14引脚,第14引脚通过电位器R32接U3的第2引脚,接U4的第3引脚;
    所述运算放大器U3第1引脚通过电阻Rz与第2引脚相接,通过电阻R3与U2的第9引脚相接,U3的第2引脚通过R32接U2的14引脚,第3引脚接地,第4引脚接VCC,第5引脚、第6引脚、第7引脚、第8引脚、第9引脚、第10引脚、第12引脚、第13引脚、第14引脚悬空,第11引脚接VEE;
    所述乘法器U4的第1引脚接U1的第7引脚,第3引脚接U2的第14引脚,第2、4、6引脚均接地,第5引脚接VEE,第7引脚接通过电位器R21接U2的第2引脚,第8引脚接VCC;
    所述运算放大器U5的第1引脚通过二极管D3接第2引脚,第2引脚通过电阻Ra1接U1的第7引脚,通过电阻Ra2和二极管D4的串联接第1引脚,通过电阻Ra1和电阻Ra5的串联接第6引脚,通过电阻Ra2和Ra3的串联接U5的第6引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Ra4接第7引脚,第7引脚接U6的第7引脚,第8引脚接U6的第5引脚,通过电阻Ra9接第9引脚,第9引脚通过电阻Ra8和二极管D6的串联接第14引脚,通过电阻Ra10和Ra6的串联接第13引脚,通过电阻Ra8和Ra7的串联接第12引脚,第13引脚通过电阻Ra7和二极管D6的串联接第14引脚,第14引脚通过二极管D5接第13引脚;
    所述模拟开关U6的第1引脚接U7的第2引脚,第2引脚、第13引脚接正14V电源,第 3引脚接负14V电源,第4引脚接U10的第7引脚,第5引脚接U5的第8引脚,第6引脚接U9的第7引脚,第7引脚接U5的第7引脚,第8引脚通过电位器R31接U3的第2引脚,第9引脚悬空,第10引脚接U13的第7引脚,第11引脚接U12的第7引脚,第12引脚接U11的第7引脚,第14引脚接地,第15引脚接U7的第1引脚,第16引脚接U7的第13引脚;
    所述电压比较器U7的第1引脚通过电阻RO5接正14V电源,通过二极管D7和电阻RO6的串联接地,第2引脚通过电阻RO1接正14V电源,通过二极管D1和电阻RO2的串联接地,第3引脚接VCC,第4引脚、第6引脚、第10引脚、第12引脚接地,第5引脚接U1的第7引脚,第7引脚接U2的第8引脚,第8引脚、第9引脚、第14引脚悬空,第11引脚接U2的第7引脚,第13引脚通过电阻RO3接正14V电源,通过二极管D2和电阻RO4的串联接地;
    所述运算放大器U8的第1引脚通过电阻Rs1接第6引脚,第2引脚接U1的第7引脚,第3引脚、第5引脚、第10引脚、第12引脚接地,第4引脚接正14V电源,第11引脚接负14V电源,第6引脚通过电阻Rs2接第7引脚,第7引脚接U10的第3引脚,第8引脚接U9的第3引脚,通过电阻Rs4接第9引脚,通过电阻Rs4和Rs3的串联接第14引脚,第9引脚通过电阻Rs3接第14引脚,第13引脚接U2的第7引脚;
    所述乘法器U9的第1引脚接U1的第7引脚,第3引脚接U8的第8引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第6引脚,第8引脚接VCC;
    所述乘法器U10的第1引脚接U2的第7引脚,第3引脚接U8的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第4引脚第8引脚接VCC;
    所述乘法器U11的第1引脚和第3引脚接U1的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第12引脚,第8引脚接VCC;
    所述乘法器U12的第1引脚和接U2的第7引脚,第3引脚接U1的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第11引脚,第8引脚接VCC;
    所述乘法器U13的第1引脚和第3引脚接U2的第7引脚,第2引脚、第4引脚、第6引脚接地,第5引脚接VEE,第7引脚接U6的第10引脚,第8引脚接VCC。
PCT/CN2015/000384 2015-06-05 2015-06-05 一种实现Chen型七个***自动切换混沌***的方法及模拟电路 WO2016191899A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/000384 WO2016191899A1 (zh) 2015-06-05 2015-06-05 一种实现Chen型七个***自动切换混沌***的方法及模拟电路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/CN2015/000384 WO2016191899A1 (zh) 2015-06-05 2015-06-05 一种实现Chen型七个***自动切换混沌***的方法及模拟电路

Publications (1)

Publication Number Publication Date
WO2016191899A1 true WO2016191899A1 (zh) 2016-12-08

Family

ID=57439832

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/000384 WO2016191899A1 (zh) 2015-06-05 2015-06-05 一种实现Chen型七个***自动切换混沌***的方法及模拟电路

Country Status (1)

Country Link
WO (1) WO2016191899A1 (zh)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111582490A (zh) * 2020-05-30 2020-08-25 湖南工程学院 分数阶微分***构造网格多翼混沌吸引子生成器的方法

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070260236A1 (en) * 2006-04-14 2007-11-08 Samsung Electronics Co., Ltd. Radio frequency communication devices using chaotic signal and method thereof
CN102385659A (zh) * 2011-12-13 2012-03-21 滨州学院 一种实现分数阶三个***自动切换混沌***的方法及模拟电路
CN102497263A (zh) * 2011-11-18 2012-06-13 滨州学院 一种实现整数阶与分数阶自动切换混沌***的方法及模拟电路
CN102970128B (zh) * 2012-10-29 2015-02-04 滨州学院 一种实现Chen型七个***自动切换混沌***的方法及模拟电路

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070260236A1 (en) * 2006-04-14 2007-11-08 Samsung Electronics Co., Ltd. Radio frequency communication devices using chaotic signal and method thereof
CN102497263A (zh) * 2011-11-18 2012-06-13 滨州学院 一种实现整数阶与分数阶自动切换混沌***的方法及模拟电路
CN102385659A (zh) * 2011-12-13 2012-03-21 滨州学院 一种实现分数阶三个***自动切换混沌***的方法及模拟电路
CN102970128B (zh) * 2012-10-29 2015-02-04 滨州学院 一种实现Chen型七个***自动切换混沌***的方法及模拟电路

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111582490A (zh) * 2020-05-30 2020-08-25 湖南工程学院 分数阶微分***构造网格多翼混沌吸引子生成器的方法

Similar Documents

Publication Publication Date Title
WO2014067227A1 (zh) 一种实现Lorenz型七个***自动切换混沌***的方法及模拟电路
WO2014067226A1 (zh) 一种实现Chen型七个***自动切换混沌***的方法及模拟电路
WO2014048053A1 (zh) 基于Lorenz型***的分数阶四个***自动切换混沌***的方法及模拟电路
WO2014048054A1 (zh) 基于Liu型***的分数阶四个***自动切换混沌***的方法及模拟电路
WO2014048051A1 (zh) 基于Chen型***的分数阶四个***自动切换混沌***方法及模拟电路
WO2016191899A1 (zh) 一种实现Chen型七个***自动切换混沌***的方法及模拟电路
Kumala et al. The rainbow connection number of a flower (Cm, Kn) graph and a flower (C3, Fn) graph
Polyakov et al. On a generalization of Arrow’s impossibility theorem
Ahmadi et al. A graph related to the join of subgroups of a finite group
Erskine Diameter 2 Cayley graphs of dihedral groups
Moldavanskii On some residual properties of Baumslag--Solitar groups
Hosseini Pure injective representations of quivers
Li et al. Convergence theorems and Tauberian theorems for functions and sequences in Banach spaces and Banach lattices
Monakhov et al. On Hall embedded subgroups of finite groups
Darafsheh et al. Tetravalent normal edge-transitive Cayley graphs on a certain group of order $6 n$
CN106208021A (zh) 一种无线数据传输终端装置
Shen A note on finite groups having perfect order subsets
Lin The uniform zero-two law for positive operators in Banach lattices
Iranmanesh et al. A characterization of 2Dn (pk) by order of normalizer of Sylow subgroups
Yordzhev Fibonacci sequence related to a combinatorial problem on binary matrices
Bosa et al. APPENDIX TO" REGULARITY OF VILLADSEN ALGEBRAS": THE FAILURE OF THE CORONA FACTORIZATION PROPERTY FOR THE VILLADSEN ALGEBRA V∞
Chapman et al. Kummer Spaces in Cyclic Algebras of Prime Degree
Cibils A finite dimensional algebra of the diagram of a knot
Larsen How random are word maps?
Abbaspour et al. A note on quasi-permutation representations of finite groups

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15893563

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15893563

Country of ref document: EP

Kind code of ref document: A1