WO2016095841A1 - 光子晶体全光多步延迟自或变换逻辑门 - Google Patents

光子晶体全光多步延迟自或变换逻辑门 Download PDF

Info

Publication number
WO2016095841A1
WO2016095841A1 PCT/CN2015/097839 CN2015097839W WO2016095841A1 WO 2016095841 A1 WO2016095841 A1 WO 2016095841A1 CN 2015097839 W CN2015097839 W CN 2015097839W WO 2016095841 A1 WO2016095841 A1 WO 2016095841A1
Authority
WO
WIPO (PCT)
Prior art keywords
photonic crystal
signal
optical
unit
input end
Prior art date
Application number
PCT/CN2015/097839
Other languages
English (en)
French (fr)
Inventor
欧阳征标
余铨强
Original Assignee
深圳大学
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 深圳大学 filed Critical 深圳大学
Publication of WO2016095841A1 publication Critical patent/WO2016095841A1/zh
Priority to US15/626,226 priority Critical patent/US10539742B2/en

Links

Images

Classifications

    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F3/00Optical logic elements; Optical bistable devices
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B6/122Basic optical elements, e.g. light-guiding paths
    • G02B6/1225Basic optical elements, e.g. light-guiding paths comprising photonic band-gap structures or photonic lattices
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/35Non-linear optics
    • G02F1/3501Constructional details or arrangements of non-linear optical devices, e.g. shape of non-linear crystals
    • GPHYSICS
    • G02OPTICS
    • G02FOPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/35Non-linear optics
    • G02F1/365Non-linear optics in an optical waveguide structure
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B2006/12083Constructional arrangements
    • G02B2006/1213Constructional arrangements comprising photonic band-gap structures or photonic lattices
    • GPHYSICS
    • G02OPTICS
    • G02BOPTICAL ELEMENTS, SYSTEMS OR APPARATUS
    • G02B6/00Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings
    • G02B6/10Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type
    • G02B6/12Light guides; Structural details of arrangements comprising light guides and other optical elements, e.g. couplings of the optical waveguide type of the integrated circuit kind
    • G02B6/122Basic optical elements, e.g. light-guiding paths
    • G02B6/125Bends, branchings or intersections

Definitions

  • the invention relates to a two-dimensional photonic crystal, optical or logic gate
  • a photonic crystal is a material structure in which dielectric materials are periodically arranged in space, and is usually composed of two or more kinds of artificial crystals having materials having different dielectric constants.
  • All-optical logic devices mainly include optical amplifier-based logic devices, nonlinear ring mirror logic devices, Sagnac interferometric logic devices, ring cavity logic devices, multimode interference logic devices, coupled optical waveguide logic devices, and photoisomerization.
  • Logic devices, polarization switching optical logic devices, transmission grating optical logic devices, etc. These optical logic devices have a large common disadvantage for the development of large-scale integrated optical paths.
  • Quantum optical logic devices, nanomaterial optical logic devices, and photonic crystal optical logic devices have also been developed. These logic devices meet the size requirements of large-scale photonic integrated optical paths, but for modern fabrication processes, quantum optical logic devices Nanomaterial optical logic devices have great difficulties in fabrication, while photonic crystal optical logic devices have a competitive advantage in the fabrication process.
  • Photonic crystal logic devices have been a hot research topic, and it is very likely to replace the widely used electronic logic devices in the near future.
  • Photonic crystal logic devices can directly perform all-optical "AND”, “OR”, and “NO” logic functions. They are the core devices for all-optical calculation.
  • Photonic crystal logic devices such as ",” “exclusive” and “exclusive OR” have been successfully designed and studied, and the goal of achieving all-optical calculation still requires a variety of complex logic components.
  • the object of the present invention is to overcome the deficiencies in the prior art and to provide a photonic crystal all-optical multi-step delay auto- or logic gate with compact structure, strong anti-interference ability and easy integration with other optical logic elements.
  • the photonic crystal all-optical multi-step delay auto- or transform logic gate of the present invention is composed of an optical switch unit, a photonic crystal structure unit, a reference light source, a memory or retarder, a D flip-flop unit and a absorbing load; logic
  • the signal X is connected through an input end of a two-branch waveguide, and two outputs thereof are respectively connected to the memory input end and the logic signal input end of the optical switch unit; the memory output end is connected to the delay signal input end of the optical switch unit;
  • the reference light source is connected to the reference light input end of the optical switch unit;
  • the three intermediate signal outputs of the optical switch unit are respectively connected to the first and second intermediate signal input ends of the photonic crystal structure unit and the absorbing load;
  • the clock control signal CP passes through the input end of the other two-branch waveguide and the optical switch unit respectively
  • the clock signal CP input terminal is connected to the clock signal input end of the D flip-flop unit; the output end of the photonic crystal structure unit is connected
  • the optical switch unit is a 3 ⁇ 3 optical strobe switch, which is composed of a clock signal CP input end, a delay signal input end, a logic signal input end, a reference light input end and three intermediate signal output ends;
  • the three intermediate signal output ends are a first intermediate signal output end, a second intermediate signal output end, and a third intermediate signal output end, respectively.
  • the photonic crystal structural unit is a two-dimensional photonic crystal cross-waveguide nonlinear cavity, which is composed of a high-refractive-index dielectric rod to form a two-dimensional photonic crystal "ten" cross-waveguide four-port network, and the left end and the lower end of the four-port network
  • the upper end and the right end are respectively a first intermediate signal input end, a second intermediate signal input end, a signal output end, and an idle end; and two mutually orthogonal quasi-one-dimensional photonic crystal structures are placed along the two waveguide directions through the cross-waveguide center;
  • An intermediate medium column is disposed in a middle portion of the waveguide, the intermediate medium column is a nonlinear material, and the intermediate medium column has a square, a circular, an elliptical shape, a triangular shape or a polygonal shape; and a central non-linear rod close to the signal output end
  • the dielectric constant of the root rectangular linear rod is equal to the dielectric constant of the central nonlinear rod
  • the memory or delay device is composed of an input terminal and an output terminal; the output signal of the memory is an input signal input to the memory before the k-step.
  • the memory or delay is a k-step delayed memory or delay.
  • the D flip-flop unit is composed of a clock signal input end, a D signal input end and a system output end; the input signal of the D signal input end is equal to the output signal of the output end of the photonic crystal structure unit.
  • the two-dimensional photonic crystal is a (2k+1) ⁇ (2k+1) structure, where k is an integer greater than or equal to 3.
  • the high refractive index dielectric column of the two-dimensional photonic crystal has a circular, elliptical, triangular or polygonal cross section.
  • the background filling material of the two-dimensional photonic crystal is air or a low refractive index medium having a refractive index of less than 1.4.
  • the refractive index of the dielectric column in the quasi-one-dimensional photonic crystal in the cross-waveguide is 3.4 or greater, and the cross-sectional shape of the dielectric column in the quasi-one-dimensional photonic crystal is rectangular, polygonal, circular or Oval.
  • FIG. 1 is a schematic structural view of a photonic crystal all-optical multi-step delay auto- or transform logic gate of the present invention
  • FIG. 4 is a logic function truth table of the two-dimensional photonic crystal cross-waveguide nonlinear cavity shown in FIG. 1.
  • optical switch unit 01 delay signal input terminal 11 logic signal input terminal 12 reference light input terminal 13 first intermediate signal output terminal 14 second intermediate signal output terminal 15 third intermediate signal output terminal 16 photonic crystal structure unit 02 first Intermediate signal input terminal 21 second intermediate signal input terminal 22 idle terminal 23 signal output terminal 24 circular high refractive index linear dielectric rod 25 first rectangular high refractive index linear dielectric rod 26 second rectangular high refractive index linear dielectric rod 27 center non Linear Media Bar 28 Reference Light 03 Reference Light E Memory 04 Clock Control Signal CP D Trigger Unit 05 Clock Signal Input 51 D Signal Input 52 System Output 53 Absorbing Load 06
  • the photonic crystal all-optical multi-step delay auto- or conversion logic gate of the present invention is triggered by an optical switch unit 01, a photonic crystal structure unit 02, a reference light source 03, a memory or delay 04, and a D.
  • the unit 05 and the absorbing load 06 are composed;
  • the optical switch unit 01 is a 3 ⁇ 3 optical strobe switch controlled by the clock signal CP for controlling the selection logic signal for output, which is input by a clock signal CP,
  • the delay signal input end, a logic signal input end, a reference light input end, and three intermediate signal output ends are formed, and the three intermediate signal output ends are a first intermediate signal output end, a second intermediate signal output end, and a third intermediate Signal output.
  • the memory or delay 04 consists of an input and an output; the logic signal X is connected to the input of a two-branch waveguide, one output of the two-branch waveguide is connected to the input of the memory 04, and the delayed signal X of the output of the memory is output.
  • the memory or delay is a k-step delayed memory or delay, the memory is used to store and output the input signal input to the memory before the k-step;
  • the first intermediate signal input end 21 is connected to the first intermediate signal output end 14 of the optical strobe switch, and the second intermediate signal input end 22 of the photonic crystal structure unit 02 is connected to the second intermediate signal output end 15 of the optical strobe switch.
  • the load 06 is connected to the third intermediate signal output terminal 16 of the optical strobe switch; the absorbing load is for absorbing the light wave entering therein; the D flip-flop unit 05 is composed of a clock The signal input end, a D signal input end and a system output end are composed; the clock control signal CP is input through the input end of a two-branch waveguide, and one end of the two-branch waveguide is connected to the clock signal CP input end of the optical strobe switch 01, and the other end The clock signal input terminal 51 of the D flip-flop unit 05 is connected; the D signal input terminal 52 of the D flip-flop unit 05 is connected to the signal output terminal 24 of the photonic crystal structure unit 02, that is, the input of the D signal input terminal 52 of the D flip-flop unit 05.
  • the signal is equal to the output signal of the output end of the photonic crystal structural unit;
  • the system signal output end 53 of the D flip-flop unit 05 is the system output end of the photonic crystal all-optical multi-step delay auto- or transform logic gate of the present invention;
  • the photonic crystal structural unit 02 is a two-dimensional photonic crystal cross-waveguide nonlinear cavity disposed at a rear end of the optical switch unit, the background filling material of the two-dimensional photonic crystal being air or a low refractive index medium having a refractive index of less than 1.4, the two-dimensional photonic crystal
  • the cross-section of the high refractive index dielectric column is circular, elliptical, triangular or polygonal, and the two-dimensional photonic crystal cross-waveguide nonlinear cavity is composed of
  • the refractive index dielectric rod constitutes a two-dimensional photonic crystal "ten" cross-waveguide four-port network, the four-port network has a four-port photonic crystal structure, the left end is the
  • An intermediate dielectric column is disposed in the middle of the crossed waveguide, and the intermediate dielectric column is a non-linear material having a square, circular cross section.
  • An elliptical, triangular or polygonal shape, a quasi-one-dimensional photonic crystal structure and an intermediate dielectric column form a waveguide defect cavity.
  • the two-dimensional photonic crystal array has a lattice constant d and an array number of 11 ⁇ 11;
  • the circular high refractive index linear dielectric rod 25 is a silicon (Si) material having a refractive index of 3.4 and a radius of 0.18 d;
  • the linear dielectric rod 26 has a refractive index of 3.4, a long side of 0.613d, and a short side of 0.162d.
  • the second rectangular high refractive index linear dielectric rod 27 has a dielectric constant and a dielectric constant under a low dielectric condition of a nonlinear dielectric rod.
  • the size of the second rectangular high refractive index linear dielectric rod 27 is equal to the size of the first rectangular high refractive index linear dielectric rod 26;
  • the central square nonlinear dielectric rod 28 is a Kerr type nonlinear material having a side length of 1.5d.
  • the dielectric constant under low light conditions is 7.9, and the third-order nonlinear coefficient is 1.33*10 -2 ⁇ m 2 /V 2 .
  • the center of the nonlinear cavity of the two-dimensional photonic crystal cross-waveguide is composed of twelve rectangular high-linear dielectric rods and a square nonlinear dielectric rod aligned in the longitudinal and transverse directions of the two waveguides.
  • the central nonlinear dielectric rod and phase The adjacent four rectangular linear dielectric rods are attached with a distance of 0, and the adjacent rectangular linear dielectric rods are spaced apart by 0.2668 d.
  • the dielectric constant of a rectangular linear rod close to the central nonlinear rod and close to the signal output end is The central nonlinear rod has the same dielectric constant under low light conditions.
  • the invention is based on the photonic band gap characteristic, the quasi-one-dimensional photonic crystal defect state, the tunneling effect and the optical Kerr nonlinear effect of the two-dimensional photonic crystal cross-waveguide nonlinear cavity shown in 02 of FIG.
  • the cooperation of the device can realize the self- or conversion logic gate of the all-optical logic signal and the multi-step delay self- or conversion logic gate function.
  • the basic principle of the photonic crystal nonlinear cavity in the present invention is introduced: the two-dimensional photonic crystal provides a photonic band gap with a certain bandwidth, and the light wave whose wavelength falls within the band gap can propagate in the designed optical path in the photonic crystal.
  • the operating wavelength of the device is set to a certain wavelength in the photonic band gap;
  • the quasi-one-dimensional photonic crystal structure disposed at the center of the cross-waveguide combined with the nonlinear effect of the central nonlinear dielectric rod provides a defect state mode when the input light wave satisfies
  • the defect state mode is shifted to the operating frequency of the system, the structure generates a tunneling effect, and the signal is output from the output terminal 24.
  • the first intermediate signal input terminal 21 and the second intermediate signal input terminal 22 are used as signals.
  • port 21 inputs signal A and port 22 inputs signal B.
  • the logic output waveform diagram of the two-dimensional photonic crystal cross-waveguide nonlinear cavity of the present invention when the port 21 and the port 22 respectively input the waveform signals as shown in FIG. 2, the logic output waveform below the figure can be obtained.
  • the logical operation truth table of the structure shown in FIG. 4 can be obtained.
  • C is the current state Q n
  • Y is the signal output of the output terminal 24, that is, the secondary state Q n+1 .
  • the logical expression of the structure can be derived:
  • the logic output of the above stage is used as a logic input to realize a predetermined logic function.
  • the input signal X(nk) of the optical strobe switch strobe delay logic signal input terminal 11 is output by the second intermediate signal output terminal 15 of the optical strobe switch, and is projected to the photon.
  • the second intermediate signal input terminal 22 of the crystal structure unit 02 that is, the input signal of the second intermediate signal input terminal 22 of the photonic crystal structure unit 02 is equal to the input signal X(nk) of the delay logic signal input terminal 11;
  • the reference light E of the switch gate reference light input terminal 13 is output by the first intermediate signal output terminal 14 of the light gate switch and is projected to the first intermediate signal input terminal 21 of the photonic crystal structure unit 02, that is, the photonic crystal structure unit 02
  • the input signal of the first intermediate signal input terminal 21 is equal to the reference light E of the reference light input terminal 13; meanwhile, the logic signal X(n) of the optical gate switch strobe logic signal input terminal 12 is the third of the optical strobe switch
  • the intermediate signal output 16 is output and projected to the absorbing load 06.
  • the input signal X(n-k+1) of the optical strobe switch strobe delay logic signal input terminal 11 is output by the third intermediate signal output terminal 16 of the optical strobe switch, and is projected to the 06 absorbing wave.
  • the logic signal X(n+1) of the optical strobe switch strobe logic signal input terminal 12 is output by the first intermediate signal input terminal 14 of the optical switch unit 01 and projected to the first of the photonic crystal structure unit 02
  • the intermediate signal input terminal 21, that is, the input signal of the first intermediate signal input terminal 21 of the photonic crystal structure unit 02 is equal to the logic signal input terminal 12
  • the reference light E of the optical strobe switch strobe reference light input terminal 13 is output by the second intermediate signal output terminal 15 of the optical switch unit 01, and is projected to the photonic crystal structure unit 02.
  • the second intermediate signal input port 22, that is, the input signal of the second intermediate signal input terminal 22 of the photonic crystal structure unit 02 is equal to the reference light E of the
  • the multi-step delay auto- or transform logic function of the all-optical logic signal can be realized by the above cooperation.
  • the photonic crystal structure of the device of the present invention may be an array structure of (2k + 1) ⁇ (2k + 1), and k is an integer of 3 or more.
  • the optical strobe switch turns on the delayed signal X(t n -k) of the delay signal input terminal 11 to the second intermediate signal output terminal 15 and outputs it to the photonic crystal structure unit 02.
  • the second intermediate signal input terminal 22; the optical strobe switch turns on the reference light E of the reference light input terminal 13 to the first intermediate signal output terminal 14 output, and is projected to the first intermediate signal input terminal 21 of the photonic crystal structure unit 02;
  • the light strobe switch turns on the signal X(t n ) of the logic signal input terminal 12 to the third intermediate output terminal 16 and projects it to the absorbing negative load 06. From equation (2), it can be concluded that the output of port 24 is
  • the optical strobe switch turns on the delayed signal X(t n+1 -k) of the delay signal input terminal 11 to the third intermediate signal output terminal 16 and outputs it to the absorbing wave.
  • the light gate switch turns on the signal X(t n+1 ) of the logic signal input terminal 12 to the first intermediate signal output terminal 14 and outputs it to the first intermediate signal input terminal 21 of the photonic crystal structure unit 02;
  • the optical strobe switch turns on the reference light E of the reference light input terminal 13 to the second intermediate signal output terminal 15 and outputs it to the second intermediate signal input terminal 22 of the photonic crystal structure unit 02. From the equation (2) It can be concluded that the output of port 24 is
  • the output of the output port 24 of the photonic crystal structure unit 02 is equal to the input of the D signal input terminal 52 of the D flip-flop unit 05, and the input signal of the D signal input terminal 52 can be derived from the equation (3) and the equation (4).
  • D X(t n -k)
  • the device of the present invention can implement a multi-step delay auto- or transform logic function of a logic signal.
  • the same function can be achieved by changing the above memory to a k-step delay.
  • the lattice constant d of the photonic crystal structural unit 02 is 0.5208 ⁇ m; the radius of the circular high refractive index linear dielectric rod 25 is 0.093744 ⁇ m; the long side of the first rectangular high refractive index linear dielectric rod 26 0.3192504 ⁇ m, the short side is 0.0843696 ⁇ m; the size of the second rectangular high refractive index linear dielectric rod 27 is the same as the size of the first rectangular high refractive index linear dielectric rod 26; the side length of the central square nonlinear dielectric rod 28 is 0.7812 ⁇ m
  • the third-order nonlinear coefficient is 1.33*10 -2 ⁇ m 2 /V 2 ; the adjacent rectangular linear dielectric rods are separated by 0.13894944 ⁇ m.
  • the device of the present invention achieves the same logic function at different lattice constants and corresponding operating wavelengths by scaling.
  • the multi-step delay of the all-optical logic signal of the present invention can be realized by combining the photonic crystal structural unit with a 3 ⁇ 3 optical strobe switch, a memory, a reference light source, an absorbing load and a D flip-flop. Logic function.
  • a self-convolution operation of a single logic signal can be defined, and the self or logical operation of the above logic signal is the basic operation of the logical signal self-convolution operation.
  • the logic signal self- or transformation logic function implemented by the invention plays an important role in the implementation of autocorrelation transformation or self-convolution operation of logic variables.

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Optical Modulation, Optical Deflection, Nonlinear Optics, Optical Demodulation, Optical Logic Elements (AREA)
  • Optical Integrated Circuits (AREA)

Abstract

一种光子晶体全光多步延迟自或变换逻辑门,由一个光开关单元(01)、一个光子晶体结构单元(02)、一个参考光源(03)、一个存储器或延迟器(04)、一个D触发器单元(05)和一个吸波负载(06)组成。存储器或延迟器(04)的输入端与逻辑信号X1连接,其输出端与光开关单元(01)的延迟信号输入端连接。光开关单元(01)的逻辑信号输入端与逻辑信号X2连接。参考光源(03)与光开关单元(01)的参考光输入端连接。光开关单元(01)的三个中间信号输出端分别与光子晶体结构单元(02)的第一、二中间信号输入端和吸波负载(06)连接。时钟控制信号CP与光开关单元(01)的时钟信号CP输入端和D触发器单元(05)的时钟信号输入端连接。光子晶体结构单元(02)的输出端与D触发器单元(05)的D信号输入端连接。该结构与其它光学逻辑元件集成。

Description

光子晶体全光多步延迟自或变换逻辑门 技术领域
本发明涉及二维光子晶体、光学或逻辑门
背景技术
1987年,美国Bell实验室的E.Yablonovitch在讨论如何抑制自发辐射和Princeton大学的S.John在讨论光子区域各自独立地提出了光子晶体(Photonic Crystal)的概念。光子晶体是一种介电材料在空间中呈周期性排列的物质结构,通常由两种或两种以上具有不同介电常数材料构成的人工晶体。
随着光子晶体的提出和深入研究,人们可以更灵活、更有效地控制光子在光子晶体材料中的运动。在与传统半导体工艺和集成电路技术相结合下,人们通过设计与制造光子晶体及其器件不断的往全光处理飞速迈进,光子晶体成为了光子集成的突破口。1999年12月,美国权威杂志《科学》将光子晶体评为1999年十大科学进展之一,也成为了当今科学研究领域的一个研究热点。
全光逻辑器件主要包括基于光放大器的逻辑器件、非线性环形镜逻辑器件、萨格纳克干涉式逻辑器件、环形腔逻辑器件、多模干涉逻辑器件、耦合光波导逻辑器件、光致异构逻辑器件、偏振开关光逻辑器件、传输光栅光逻辑器件等。这些光逻辑器件对于发展大规模集成光路来说都有体积大的共同缺点。随着近年来科学技术的提高,人们 还发展研究出了量子光逻辑器件、纳米材料光逻辑器件和光子晶体光逻辑器件,这些逻辑器件都符合大规模光子集成光路的尺寸要求,但对于现代的制作工艺来说,量子光逻辑器件与纳米材料光逻辑器件在制作上存在很大的困难,而光子晶体光逻辑器件则在制作工艺上具有竞争优势。
近年来,光子晶体逻辑器件是一个备受瞩目的研究热点,它极有可能在不久将来取代目前正广泛使用的电子逻辑器件。光子晶体逻辑器件可直接进行全光的“与”、“或”、“非”等逻辑功能,是实现全光计算的核心器件,在实现全光计算的进程中,基于“与”、“或”、“非”、“异或”等光子晶体逻辑功能器件已经被成功设计研究,而实现全光计算的目标仍需要各种各样复杂的逻辑元器件。
发明内容
本发明的目的是克服现有技术中的不足,提供一种结构紧凑、抗干扰能力强,且易与其它光学逻辑元件实现集成的光子晶体全光多步延迟自或变换逻辑门。
本发明的目的通过下列技术方案予以实现。
本发明的光子晶体全光多步延迟自或变换逻辑门由一个光开关单元、一个光子晶体结构单元、一个参考光源、一个存储器或延迟器、一个D触发器单元和一个吸波负载组成;逻辑信号X通过一个二分支波导的输入端连接,其两个输出端分别与存储器输入端和光开关单元的逻辑信号输入端连接;所述存储器输出端与光开关单元的延迟信号输入端连接;所述参考光源与光开关单元的参考光输入端连接;所 述光开关单元的三个中间信号输出端分别与光子晶体结构单元的第一、二中间信号输入端和吸波负载连接;时钟控制信号CP通过另一个二分支波导的输入端分别与光开关单元的时钟信号CP输入端和D触发器单元的时钟信号输入端连接;所述光子晶体结构单元的输出端与D触发器单元的D信号输入端连接。
所述的光开关单元为3×3光选通开关,它由一个时钟信号CP输入端、一个延迟信号输入端、一个逻辑信号输入端、一个参考光输入端和三个中间信号输出端组成;所述三个中间信号输出端分别为第一中间信号输出端、第二中间信号输出端、第三中间信号输出端。
所述光子晶体结构单元为一个二维光子晶体交叉波导非线性腔,它由高折射率介质杆构成二维的光子晶体“十”字交叉波导四端口网络,所述四端口网络的左端、下端、上端、右端分别为第一中间信号输入端、第二中间信号输入端、信号输出端、闲置端;通过交叉波导中心沿两波导方向放置两相互正交的准一维光子晶体结构;在交叉波导的中部设置中间介质柱,该中间介质柱为非线性材料,所述中间介质柱的横截面为正方形、圆形、椭圆形、三角形或者多边形;紧贴中心非线性杆且靠近信号输出端的一根矩形线性杆的介电常数与中心非线性杆在弱光条件下的介电常数相等;所述准一维光子晶体结构与中间介质柱构成波导缺陷腔。
所述的存储器或延迟器由一个输入端和一个输出端组成;所述存储器的输出信号为k步之前输入存储器的输入信号。
所述的存储器或延迟器为k步延迟的存储器或延迟器。
所述的D触发器单元由一个时钟信号输入端、一个D信号输入端和一个***输出端组成;所述D信号输入端的输入信号与光子晶体结构单元输出端的输出信号相等。
所述的二维光子晶体为(2k+1)×(2k+1)结构,其中k为大于等于3的整数。
所述二维光子晶体的高折射率介质柱的横截面为圆形、椭圆形、三角形或者多边形。
所述二维光子晶体的背景填充材料为空气或者折射率小于1.4的低折射率介质。
所述交叉波导中的准一维光子晶体中的介质柱的折射率为3.4或大于2的值,且所述准一维光子晶体中的介质柱的横截面形状为矩形、多边形、圆形或者椭圆形。
本发明与现有技术相比的积极有益效果是:
1.结构紧凑,易于制作;
2.抗干扰能力强,易与其它光学逻辑元件集成;
3.具有高、低逻辑输出对比度高,运算速度快。
附图说明
图1为本发明的光子晶体全光多步延迟自或变换逻辑门的结构示意图;
图2为图1所示光子晶体结构单元在晶格常数d=1μm,工作波长为2.976μm的基本逻辑功能波形图;
图3为本发明的光子晶体全光多步延迟自或逻辑门在晶格常数 d=0.5208μm,工作波长为1.55μm的逻辑信号多步延迟自或变换逻辑功能的波形图;
图4为图1所示二维光子晶体交叉波导非线性腔的逻辑功能真值表。
图中:光开关单元01延迟信号输入端11逻辑信号输入端12参考光输入端13第一中间信号输出端14第二中间信号输出端15第三中间信号输出端16光子晶体结构单元02第一中间信号输入端21第二中间信号输入端22闲置端23信号输出端24圆形高折射率线性介质杆25第一长方形高折射率线性介质杆26第二长方形高折射率线性介质杆27中心非线性介质杆28参考光源03参考光E存储器04时钟控制信号CP D触发器单元05时钟信号输入端51 D信号输入端52***输出端53吸波负载06
具体实施方式
如图4所示,本发明的光子晶体全光多步延迟自或变换逻辑门由一个光开关单元01、一个光子晶体结构单元02、一个参考光源03、一个存储器或延迟器04、一个D触发器单元05和一个吸波负载06组成;光开关单元01为一个由时钟信号CP控制的3×3光选通开关,用于控制选择逻辑信号进行输出,它由一个时钟信号CP输入端、一个延迟信号输入端、一个逻辑信号输入端、一个参考光输入端、三个中间信号输出端组成,三个中间信号输出端分别为第一中间信号输出端、第二中间信号输出端、第三中间信号输出端。存储器或延迟器04由一个输入端和一个输出端组成;逻辑信号X连接到一个二分支 波导的输入端,二分支波导的一个输出端连接存储器04的输入端,存储器输出端输出的延迟信号X(n-k)连接到光选通开关的延迟信号输入端11,存储器或延迟器为k步延迟的存储器或延迟器,存储器用于存储并输出k步之前输入存储器的输入信号;二分支波导的另一个输出端连接光选通开关的逻辑信号输入端12,参考光源03输出的参考光E接光选通开关的参考光输入端13,参考光源输出参考光E=1;光子晶体结构单元02的第一中间信号输入端21连接光选通开关的第一中间信号输出端14,光子晶体结构单元02的第二中间信号输入端22连接光选通开关的第二中间信号输出端15,吸波负载06连接光选通开关的第三中间信号输出端16;吸波负载用于吸收进入其内的光波;D触发器单元05由一个时钟信号输入端、一个D信号输入端和一个***输出端组成;时钟控制信号CP通过一个二分支波导的输入端输入,二分支波导的一端连接光选通开关01的时钟信号CP输入端,另一端连接D触发器单元05的时钟信号输入端51;D触发器单元05的D信号输入端52连接光子晶体结构单元02的信号输出端24,即D触发器单元05的D信号输入端52的输入信号等于光子晶体结构单元输出端的输出信号;D触发器单元05的***信号输出端53即为本发明的光子晶体全光多步延迟自或变换逻辑门的***输出端;光子晶体结构单元02为一个二维光子晶体交叉波导非线性腔,其设置在所述光开关单元的后端,二维光子晶体的背景填充材料为空气或者折射率小于1.4的低折射率介质,所述二维光子晶体的高折射率介质柱的横截面为圆形、椭圆形、三角形或者多边形,二维光 子晶体交叉波导非线性腔由高折射率介质杆构成二维的光子晶体“十”字交叉波导四端口网络,该四端口网络具有一种四端口的光子晶体结构,左端为第一中间信号输入端、下端为第二中间信号输入端、上端为信号输出端、右端为闲置端;通过交叉波导中心沿两波导方向放置两相互正交的准一维光子晶体结构,准一维光子晶体中的介质柱的横截面形状为矩形、多边形、圆形或者椭圆形,其折射率为3.4或者大于2的值,在交叉波导的中部设置中间介质柱,中间介质柱为非线性材料,该中间介质柱的横截面为正方形、圆形、椭圆形、三角形或者多边形,准一维光子晶体结构与中间介质柱构成波导缺陷腔。二维光子晶体阵列晶格常数为d,阵列数为11×11;圆形高折射率线性介质杆25为硅(Si)材料,折射率为3.4,半径为0.18d;第一长方形高折射率线性介质杆26,折射率为3.4,长边为0.613d,短边为0.162d;第二长方形高折射率线性介质杆27,其介电常数与非线性介质杆弱光条件下的介电常数一致,第二长方形高折射率线性介质杆27的尺寸与第一长方形高折射率线性介质杆26的尺寸相等;中心正方形非线性介质杆28采用克尔型非线性材料,边长为1.5d,弱光条件下的介电常数为7.9,三阶非线性系数为1.33*10-2μm2/V2。二维光子晶体交叉波导非线性腔中心由十二根长方形高线性介质杆与一根正方形非线性介质杆在纵、横两个波导方向呈准一维光子晶体排列,中心非线性介质杆与相邻的四根长方形线性介质杆相贴,距离为0,而两两相邻的长方形线性介质杆相距0.2668d,紧贴中心非线性杆且 靠近信号输出端的一根矩形线性杆的介电常数与中心非线性杆在弱光条件下的介电常数相等。
本发明基于图1中02所示二维光子晶体交叉波导非线性腔所具有的光子带隙特性、准一维光子晶体缺陷态、隧穿效应及光克尔非线性效应,通过光开关等单元器件的配合,可实现全光逻辑信号的自或变换逻辑门和多步延迟自或变换逻辑门功能。首先介绍本发明中光子晶体非线性腔的基本原理:二维光子晶体提供一个具有一定带宽的光子带隙,波长落在该带隙内的光波可在光子晶体内所设计好的光路中传播,因此将器件的工作波长设置为光子带隙中的某一波长;交叉波导中心所设置的准一维光子晶体结构结合中心非线性介质杆的非线性效应提供了一个缺陷态模式,当输入光波满足一定光强时,使得该缺陷态模式偏移至***的工作频率,结构产生隧穿效应,信号从输出端24输出。
当晶格常数d=1μm,工作波长为2.976μm,参照图1中02所示的二维光子晶体交叉波导非线性腔,以第一中间信号输入端21与第二中间信号输入端22为信号输入端,端口21输入信号A,端口22输入信号B。如图2所示本发明的二维光子晶体交叉波导非线性腔的逻辑输出波形图,当端口21与端口22分别输入如图2所示的波形信号可得出该图下方的逻辑输出波形。根据图2所示的逻辑运算特性可得出图4所示该结构的逻辑运算真值表。图4中C为现态Qn,Y为输出端24的信号输出,即次态Qn+1。根据该真值表可得出结构的逻辑表达式:
Y=AB+BC     (1)
Qn+1=AB+BQn     (2)
根据上述二维光子晶体交叉波导非线性腔自身的基本逻辑运算特性,以上一级的逻辑输出作为逻辑输入以实现既定的逻辑功能。
如图4所示,当CP=0时,光选通开关选通延迟逻辑信号输入端11的输入信号X(n-k)由光选通开关的第二中间信号输出端15输出,并投射到光子晶体结构单元02的第二中间信号输入端22,即光子晶体结构单元02的第二中间信号输入端22的输入信号等于延迟逻辑信号输入端11的输入信号X(n-k);同时,光选通开关选通参考光输入端13的参考光E由光选通开关的第一中间信号输出端14输出,并投射到光子晶体结构单元02的第一中间信号输入端21,即光子晶体结构单元02的第一中间信号输入端21的输入信号等于参考光输入端13的参考光E;同时,光选通开关选通逻辑信号输入端12的逻辑信号X(n)由光选通开关的第三中间信号输出端16输出,并投射至吸波负载06。
当CP=1时,光选通开关选通延迟逻辑信号输入端11的输入信号X(n-k+1)由光选通开关的第三中间信号输出端16输出,并投射至06吸波负载;同时,光选通开关选通逻辑信号输入端12的逻辑信号X(n+1)由光开关单元01的第一中间信号输入端14输出,并投射到光子晶体结构单元02的第一中间信号输入端21,即光子晶体结构单元02的第一中间信号输入端21的输入信号等于逻辑信号输入端12的 逻辑信号X(n+1);同时,光选通开关选通参考光输入端13的参考光E由光开关单元01的第二中间信号输出端15输出,并投射到光子晶体结构单元02的第二中间信号输入端口22,即光子晶体结构单元02的第二中间信号输入端22的输入信号等于参考光输入端13的参考光E。
通过上述配合即可实现全光逻辑信号的多步延迟自或变换逻辑功能。
本发明器件的光子晶体结构可以是(2k+1)×(2k+1)的阵列结构,k为大于等于3的整数。下面结合附图给出的实施例,在实施例中以11×11阵列结构,晶格常数d=0.5208μm为例给出设计和模拟结果。
通过时钟信号CP控制使其工作如下:
在tn时刻,令CP=0,光选通开关接通延迟信号输入端11的延迟信号X(tn-k)至第二中间信号输出端15输出,并投射到光子晶体结构单元02的第二中间信号输入端22;光选通开关接通参考光输入端13的参考光E至第一中间信号输出端14输出,并投射到光子晶体结构单元02的第一中间信号输入端21;光选通开关接通逻辑信号输入端12的信号X(tn)至第三中间输出端16输出,并投射到吸波负负载06。由式子(2)可得出此时端口24的输出为
Qn+1=X(tn-k)     (3)
在tn+1时刻,令CP=1,光选通开关接通延迟信号输入端11的延迟信号X(tn+1-k)至第三中间信号输出端16输出,并投射到吸波负载06;光选通开关接通逻辑信号输入端12的信号X(tn+1)至第一中间信 号输出端14输出,并投射到光子晶体结构单元02的第一中间信号输入端21;同时,光选通开关接通参考光输入端13的参考光E至第二中间信号输出端15输出,并投射到光子晶体结构单元02的第二中间信号输入端22.由式子(2)可得出此时端口24的输出为
Qn+1=X(tn+1)+X(tn-k)     (4)
光子晶体结构单元02的输出端口24的输出等于D触发器单元05的D信号输入端52的输入,由式子(3)与式子(4)可得出D信号输入端52的输入信号在CP=0时,D=X(tn-k);CP=1时,D=X(tn+1)+X(tn-k).
由D触发器的逻辑特性可知,CP=1时,***输出跟随输入信号D;CP=0时,***输出保持上一时刻的输入信号D。由此可得出本发明器件的***输出端口53的输出在CP=1时,Qn+1=X(tn+1)+X(tn-k);在下一时刻CP=0时,***输出保持上一时刻的输出,即在一个时钟周期内的***输出为
Qn+1=X(tn+1)+X(tn-k)     (5)
可见,本发明器件可实现逻辑信号的多步延迟自或变换逻辑功能。若将上述存储器改为一个k步的延迟器可实现同样功能。
当器件工作波长为1.55μm,光子晶体结构单元02的晶格常数d为0.5208μm;圆形高折射率线性介质杆25的半径为0.093744μm;第一长方形高折射率线性介质杆26的长边为0.3192504μm,短边为0.0843696μm;第二长方形高折射率线性介质杆27的尺寸与第一长方形高折射率线性介质杆26的尺寸一致;中心正方形非线性介质杆28 的边长为0.7812μm,三阶非线性系数为1.33*10-2μm2/V2;两两相邻的长方形线性介质杆相距0.13894944μm。在上述尺寸参数下,当光选通开关的延迟信号输入端11的延迟信号X(t-k)与逻辑信号端12的信号X(t)如图2所示的波形输入,在时钟信号CP控制下,可得出该图下方的***输出波形图。可见,***将逻辑输入量X(t+1)与上一时刻的逻辑输入量X(t-k)作或逻辑运算。即实现了对逻辑信号的多步延迟自或变换逻辑功能。
结合图3,本发明器件通过缩放,可在不同晶格常数及相应工作波长下实现同样的逻辑功能。
综上可知,将光子晶体结构单元与一个3×3光选通开关、一个存储器、一个参考光源、一个吸波负载和一个D触发器配合可实现本发明全光逻辑信号的多步延迟自或逻辑功能。
在集成光路的逻辑信号处理中,可定义一种单一逻辑信号的自卷积运算,而上述逻辑信号的自或逻辑运算即为逻辑信号自卷积运算的基本运算。本发明实现的逻辑信号自或变换逻辑功能对逻辑变量的自相关变换或自卷积运算的实现起着重要应用。
以上所述本发明在具体实施方式及应用范围均有改进之处,不应当理解为对本发明限制。

Claims (10)

  1. 一种光子晶体全光多步延迟自或变换逻辑门,其特征在于:它由一个光开关单元、一个光子晶体结构单元、一个参考光源、一个存储器或延迟器、一个D触发器单元和一个吸波负载组成;逻辑信号X通过一个二分支波导的输入端连接,其两个输出端分别与存储器输入端和光开关单元的逻辑信号输入端连接;所述存储器输出端与光开关单元的延迟信号输入端连接;所述参考光源与光开关单元的参考光输入端连接;所述光开关单元的三个中间信号输出端分别与光子晶体结构单元的第一、二中间信号输入端和吸波负载连接;时钟控制信号CP通过另一个二分支波导的输入端分别与光开关单元的时钟信号CP输入端和D触发器单元的时钟信号输入端连接;所述光子晶体结构单元的输出端与D触发器单元的D信号输入端连接。
  2. 按照权利要求1所述的光子晶体全光多步延迟自或变换逻辑门,其特征在于:所述的光开关单元为3×3光选通开关,它由一个时钟信号CP输入端、一个延迟信号输入端、一个逻辑信号输入端、一个参考光输入端和三个中间信号输出端组成;所述三个中间信号输出端分别为第一中间信号输出端、第二中间信号输出端、第三中间信号输出端。
  3. 按照权利要求1所述的光子晶体全光多步延迟自或变换逻辑门,其特征在于:所述光子晶体结构单元为一个二维光子晶体交叉波导非线性腔,它由高折射率介质杆构成二维的光子晶体“十”字交叉波导四端口网络,所述四端口网络的左端、下端、上端、右端分别为第一中间信号输入端、第二中间信号输入端、信号输出端、闲置端; 通过交叉波导中心沿两波导方向放置两相互正交的准一维光子晶体结构;在交叉波导的中部设置中间介质柱,该中间介质柱为非线性材料,所述中间介质柱的横截面为正方形、多边形、圆形或者椭圆形;紧贴中心非线性杆且靠近信号输出端的一根矩形线性杆的介电常数与中心非线性杆在弱光条件下的介电常数相等;所述准一维光子晶体结构与中间介质柱构成波导缺陷腔。
  4. 按照权利要求1所述的光子晶体全光多步延迟自或变换逻辑门,其特征在于:所述的存储器或延迟器由一个输入端和一个输出端组成;所述存储器的输出信号为k步之前输入存储器的输入信号。
  5. 按照权利要求4所述的光子晶体全光多步延迟自或变换逻辑门,其特征在于:所述的存储器或延迟器为k步延迟的存储器或延迟器。
  6. 按照权利要求1所述的光子晶体全光多步延迟自或变换逻辑门,其特征在于:所述的D触发器单元由一个时钟信号输入端、一个D信号输入端和一个***输出端组成;所述D信号输入端的输入信号与光子晶体结构单元输出端的输出信号相等。
  7. 按照权利要求3所述的光子晶体全光多步延迟自或变换逻辑门,其特征在于:所述的二维光子晶体为(2k+1)×(2k+1)结构,其中k为大于等于3的整数。
  8. 按照权利要求3所述的光子晶体全光多步延迟自或变换逻辑门,其特征在于:所述二维光子晶体的高折射率介质柱的横截面为圆形、椭圆形、三角形或者多边形。
  9. 按照权利要求3所述的光子晶体全光多步延迟自或变换逻辑门,其特征在于:所述二维光子晶体的背景填充材料为空气或者折射率小于1.4的低折射率介质。
  10. 按照权利要求3所述的光子晶体全光多步延迟自或变换逻辑门,其特征在于:所述交叉波导中的准一维光子晶体中的介质柱的折射率为3.4或者大于2的值,且所述准一维光子晶体中的介质柱的横截面形状为矩形、多边形、圆形或者椭圆形。
PCT/CN2015/097839 2014-12-19 2015-12-18 光子晶体全光多步延迟自或变换逻辑门 WO2016095841A1 (zh)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US15/626,226 US10539742B2 (en) 2014-12-19 2017-06-19 Photonic crystal all-optical multistep-delay self-or-transformation logic gate

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN201410804438.5 2014-12-19
CN201410804438.5A CN104536235B (zh) 2014-12-19 2014-12-19 光子晶体全光多步延迟自或变换逻辑门

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US15/626,226 Continuation US10539742B2 (en) 2014-12-19 2017-06-19 Photonic crystal all-optical multistep-delay self-or-transformation logic gate

Publications (1)

Publication Number Publication Date
WO2016095841A1 true WO2016095841A1 (zh) 2016-06-23

Family

ID=52851783

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/CN2015/097839 WO2016095841A1 (zh) 2014-12-19 2015-12-18 光子晶体全光多步延迟自或变换逻辑门

Country Status (3)

Country Link
US (1) US10539742B2 (zh)
CN (1) CN104536235B (zh)
WO (1) WO2016095841A1 (zh)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104536235B (zh) * 2014-12-19 2021-05-07 深圳大学 光子晶体全光多步延迟自或变换逻辑门

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0488288A (ja) * 1990-07-31 1992-03-23 Bridgestone Corp 分岐パイプ継手
US20060062507A1 (en) * 2003-04-23 2006-03-23 Yanik Mehmet F Bistable all optical devices in non-linear photonic crystals
JP2008046543A (ja) * 2006-08-21 2008-02-28 Nec Corp 光フリップフロップ
CN102226862A (zh) * 2006-02-14 2011-10-26 科维特克有限公司 使用非线性元件的全光逻辑门
CN102722062A (zh) * 2012-07-18 2012-10-10 北京邮电大学 一种基于光子晶体波导集成的全光异或逻辑门结构
CN104536235A (zh) * 2014-12-19 2015-04-22 欧阳征标 光子晶体全光多步延迟自或变换逻辑门

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7409131B2 (en) * 2006-02-14 2008-08-05 Coveytech, Llc All-optical logic gates using nonlinear elements—claim set V
CN1885074A (zh) * 2006-07-05 2006-12-27 东南大学 基于光子晶体的高性能紧凑型平面光波光路器件
CN101251701B (zh) * 2008-01-02 2010-06-02 深圳大学 “十”字波导光子晶体光学“或”、“非”、“异或”逻辑门的实现方法

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0488288A (ja) * 1990-07-31 1992-03-23 Bridgestone Corp 分岐パイプ継手
US20060062507A1 (en) * 2003-04-23 2006-03-23 Yanik Mehmet F Bistable all optical devices in non-linear photonic crystals
CN102226862A (zh) * 2006-02-14 2011-10-26 科维特克有限公司 使用非线性元件的全光逻辑门
JP2008046543A (ja) * 2006-08-21 2008-02-28 Nec Corp 光フリップフロップ
CN102722062A (zh) * 2012-07-18 2012-10-10 北京邮电大学 一种基于光子晶体波导集成的全光异或逻辑门结构
CN104536235A (zh) * 2014-12-19 2015-04-22 欧阳征标 光子晶体全光多步延迟自或变换逻辑门

Also Published As

Publication number Publication date
CN104536235B (zh) 2021-05-07
US20170307821A1 (en) 2017-10-26
CN104536235A (zh) 2015-04-22
US10539742B2 (en) 2020-01-21

Similar Documents

Publication Publication Date Title
WO2016095840A1 (zh) 光子晶体全光多步延迟与变换逻辑门
WO2016095852A1 (zh) 光子晶体全光多步延迟自与变换逻辑门
WO2016095842A1 (zh) 光学时钟发生器
WO2016095846A1 (zh) 光子晶体记忆式全光或与逻辑门
WO2016095849A1 (zh) 光子晶体全光与变换逻辑门
WO2016095847A1 (zh) 高对比度光子晶体"或"、"非"、"异或"逻辑门
WO2016095841A1 (zh) 光子晶体全光多步延迟自或变换逻辑门
WO2016095845A1 (zh) 光子晶体全光学抗干扰自锁触发开关
WO2016095848A1 (zh) 光子晶体全光学d触发器
WO2016095851A1 (zh) 光子晶体全光自或变换逻辑门
WO2016095850A1 (zh) 光子晶体全光自与变换逻辑门
WO2016095843A1 (zh) 光子晶体全光多步延迟或变换逻辑门
WO2016095853A1 (zh) 光子晶体全光或变换逻辑门
WO2016095844A1 (zh) 高对比度光子晶体与逻辑门

Legal Events

Date Code Title Description
121 Ep: the epo has been informed by wipo that ep was designated in this application

Ref document number: 15869348

Country of ref document: EP

Kind code of ref document: A1

NENP Non-entry into the national phase

Ref country code: DE

122 Ep: pct application non-entry in european phase

Ref document number: 15869348

Country of ref document: EP

Kind code of ref document: A1