WO2016038645A1 - 入出力制御装置、入出力制御方法、及びプログラム - Google Patents
入出力制御装置、入出力制御方法、及びプログラム Download PDFInfo
- Publication number
- WO2016038645A1 WO2016038645A1 PCT/JP2014/004673 JP2014004673W WO2016038645A1 WO 2016038645 A1 WO2016038645 A1 WO 2016038645A1 JP 2014004673 W JP2014004673 W JP 2014004673W WO 2016038645 A1 WO2016038645 A1 WO 2016038645A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- output
- input
- circuit
- selector
- bus
- Prior art date
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/05—Programmable logic controllers, e.g. simulating logic interconnections of signals according to ladder diagrams or function charts
- G05B19/054—Input/output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/042—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using digital processors
- G05B19/0423—Input/output
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/382—Information transfer, e.g. on bus using universal interface adapter
- G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/11—Plc I-O input output
- G05B2219/1131—I-O connected to a bus
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/10—Plc systems
- G05B2219/13—Plc programming
- G05B2219/13187—Checking validity of data
Definitions
- the present invention relates to an input / output control device for performing input / output control of a programmable logic controller, an input / output control method, and a program for executing input / output control.
- a general programmable logic controller has a built-in microprocessor and is connected to electronic loads such as various actuators and display devices.
- electronic loads such as various actuators and display devices.
- the operation status of electronic loads indicated by input signals from operation switches and various sensors is stored in memory.
- the drive control of the electronic load is performed in response to the sequence program.
- a conventional programmable logic controller uses a special unit equipped with an integrated circuit element and an input / output interface circuit for performing high-speed input / output processing.
- the special unit operates as an input / output control device, and the integrated circuit element mounted on the special unit includes a parameter memory and a logic circuit unit whose operation specifications are determined by the contents of the special instruction in the program memory, and
- the reversible counter constituting the logic circuit unit is used for both high-speed input processing and high-speed output processing (see, for example, Patent Document 1).
- JP 2009-066984 A (paragraphs 0013, 0050, 0051, 0121, and FIG. 4)
- a special unit (hereinafter referred to as an input / output control device) executes an arbitrary function among various functions that can be realized by the programmable logic controller. Although it can be easily used and the function can be executed effectively, there is a problem that the function of the special unit cannot be corrected or a function that is not set cannot be added.
- the present invention has been made in view of the above, and an object thereof is to obtain an input / output control device, an input / output control method, and a program for a programmable logic controller that are easy to handle and can realize various functions.
- the input / output control apparatus is connected to an input interface to which signals are input from the outside, and is connected to the bus and is set to valid or invalid for operation, and outputs a bus signal when valid.
- a plurality of circuit selectors that do not output bus signals when invalid, and corresponding to each circuit selector, perform logical operation when a signal is input from the circuit selector, and send a signal indicating the operation result to the bus Connected to multiple logic circuits to output and bus, operation is set to valid or invalid, bus signal is output to output interface when valid, bus signal is output to output interface when invalid Enable or disable multiple circuit selectors or output selectors based on the output selector and the order of operation of multiple circuit selectors and output selectors That includes a computing unit.
- An input / output control method includes an input step for receiving a signal input to a bus connected to an input interface to which a signal is input from the outside, and an arbitrary circuit selector among a plurality of circuit selectors connected to the bus.
- a circuit selection step for enabling the circuit selector to output a bus signal and performing a logical operation on a logic circuit to which a signal is input from the circuit selector among a plurality of logic circuits provided for each circuit selector.
- an output step for enabling the output selector connected to the bus and causing the output selector to output the bus signal to the output interface.
- a program according to the present invention is a program installed in an input / output control device that performs a predetermined operation in accordance with a signal input from an input interface and outputs a signal from an output interface. Is provided corresponding to each circuit selector and a circuit selection step for enabling an arbitrary circuit selector among a plurality of circuit selectors connected to the bus and causing the circuit selector to output a bus signal.
- an input / output control device an input / output control method, and a program for a programmable logic controller that are easy to handle and can realize various functions.
- FIG. 3 is a block diagram showing a configuration of a programmable logic controller in Embodiment 1.
- FIG. 3 is a block diagram illustrating a connection state of signal lines in a general-purpose logic unit of the input / output control apparatus according to Embodiment 1.
- FIG. 3 is a conceptual diagram illustrating a configuration of a storage unit of the input / output control device according to Embodiment 1.
- FIG. 4 is a flowchart illustrating a procedure of an operation when the programmable logic controller according to the first embodiment executes a user program. 4 is a flowchart showing a procedure for a user to set an operation of a general-purpose logic unit in advance in the first embodiment.
- FIG. 1 is a block diagram showing the configuration of the programmable logic controller in the first embodiment.
- a programmable logic controller provided with the input / output control apparatus according to the first embodiment will be described with reference to FIG.
- the present invention is not limited to the first embodiment.
- the programmable logic controller 1 is connected to the peripheral device 3 via the connection cable 2.
- the programmable logic controller 1 is connected to the open / close sensor 4 and the electronic load 5.
- the open / close sensor 4 is an encoder such as a rotary encoder that is attached to a motor and detects a rotation angle of the motor.
- the electronic load 5 is, for example, a valve such as an electromagnetic valve, a motor, or the like.
- the programmable logic controller 1 includes an input / output control device 10 and a CPU device 20.
- the input / output control device 10 includes a general-purpose logic unit 11, a calculation unit 12, a storage unit 13, a communication interface unit 14, an external input interface unit 15, and an external output interface unit 16.
- the general-purpose logic unit 11 includes a plurality of circuit selectors and a plurality of circuit elements, as will be described later, and provides various functions for dealing with user-original operation settings.
- the calculation unit 12 is a central processing unit (CPU) that controls the overall operation of the input / output control device 10. Further, as will be described later, the calculation unit 12 enables or disables the operation setting of each selector based on operation data indicating the operation order of each selector, and responds to a setting parameter indicating the operation of each circuit element. The logic operation is performed on each circuit element. The operation data of each selector and the setting parameters of each circuit element are preset as will be described later.
- CPU central processing unit
- the storage unit 13 is a memory such as a RAM, and stores data for the calculation unit 12 to control the operation of the general-purpose logic unit 11. As will be described later, the storage unit 13 stores operation data indicating the operation order of each selector, setting parameters indicating the operation of each circuit element, an operation state flag, and measurement data.
- the communication interface unit 14 is an interface for performing communication with the CPU device 20.
- the external input interface unit 15 is connected to the general-purpose logic unit 11 and the open / close sensor 4, receives a signal from the open / close sensor 4, and outputs a signal corresponding to the signal from the open / close sensor 4 to the general-purpose logic unit 11.
- the external output interface unit 16 is connected to the general-purpose logic unit 11 and the electronic load 5, receives a signal from the general-purpose logic unit 11, and outputs a signal corresponding to the signal from the general-purpose logic unit 11 to the electronic load 5.
- the general-purpose logic unit 11 of the input / output control device 10 includes a circuit switching bus 111, circuit selectors 112a, 112b, 112c, 112d, 112e, 112f, a filter 113, a logic gate 114, a counter 115, a comparator 116, an arithmetic unit 117, and a clock. 118, an output selector 119, and an operation setting bus 120.
- circuit selectors 112a, 112b, 112c, 112d, 112e, and 112f are collectively referred to as a circuit selector 112.
- the filter 113, the logic gate 114, the counter 115, the comparator 116, the arithmetic unit 117, and the clock 118 are collectively referred to as circuit elements.
- a logic circuit is a circuit element in the first embodiment.
- circuit switching bus 111 To the circuit switching bus 111, an external input interface unit 15, a circuit selector 112, circuit elements, and an output selector 119 are connected.
- the circuit selector 112 is set with parameters, and controls whether or not signals can be output according to the set parameters. That is, the circuit selector 112 outputs a signal of the circuit switching bus 111 to the circuit element when a parameter indicating that the operation setting is valid is set. When a parameter indicating that the operation setting is invalid is set, the signal of the circuit switching bus 111 is not output to the circuit element.
- Each circuit element is provided corresponding to each circuit selector 112, and when a signal is input from the circuit selector 112, performs a logical operation according to a preset parameter and outputs a signal to the circuit switching bus 111.
- the output selector 119 is set with parameters, and controls whether signals can be output according to the set parameters. That is, the output selector 119 outputs the signal of the circuit switching bus 111 to the external output interface unit 16 when a parameter indicating that the operation setting is valid is set. When a parameter indicating that the operation setting is invalid is set, the signal of the circuit switching bus 111 is not output to the external output interface unit 16.
- each selector 112 and the output selector 119 provided for each circuit element are collectively referred to as each selector.
- the operation setting bus 120 is connected to the calculation unit 12, the storage unit 13, the communication interface unit 14, the circuit selector 112, each circuit element, and the output selector 119.
- the calculation unit 12 transmits the operation data of each selector stored in the storage unit 13 to the circuit selector 112 and the output selector 119 via the operation setting bus 120, and sets or changes the parameters of each selector.
- the calculation unit 12 transmits the setting parameters of each circuit element stored in the storage unit 13 to each circuit element via the operation setting bus 120, and sets or changes the parameters of each circuit element.
- the general-purpose logic unit 11 controls the circuit selector 112, each circuit element, and the output selector 119 as described above to perform a logical operation, and A signal is output to the electronic load 5 via the output interface unit 16.
- the CPU device 20 includes a calculation unit 21, a storage unit 22, a peripheral device interface unit 23, and a communication interface unit 24.
- the calculation unit 21 is a central processing unit (CPU) that controls the overall operation of the CPU device 20. Moreover, the calculating part 21 controls the electronic load 5 connected to the programmable logic controller 1 based on the data used for execution of a user program and a user program.
- the user program is a program for controlling the electronic load 5 to be controlled by the programmable logic controller 1, and is, for example, a ladder program or a C language program.
- the storage unit 22 is a memory such as a ROM, for example, and stores data for the calculation unit 21 to control the electronic load 5. As will be described later, the storage unit 22 stores a user program, data used for executing the user program, and data of the execution result of the user program.
- the peripheral device interface unit 23 is an interface for performing communication with the peripheral device 3.
- the communication interface unit 24 is an interface for performing communication with the input / output control device 10.
- the inter-device bus 25 connects the communication interface unit 14 of the input / output control device 10 and the communication interface unit 24 of the CPU device 20.
- the input / output control device 10 and the CPU device 20 are connected via the communication interface unit 14, the inter-device bus 25, and the communication interface unit 24.
- the calculation unit 21 reads and executes the user program stored in the storage unit 22.
- the calculation unit 21 stores the content of the read user program in the storage unit 13 of the input / output control device 10 via the communication interface unit 24 and the communication interface unit 14.
- the arithmetic unit 12 of the input / output control device 10 causes the input / output control device 10 to execute an operation instructed in the user program. Set or change a setting parameter indicating the operation of the circuit element.
- the calculation unit 21 executes predetermined execution of execution of the user program stored in the storage unit 22, reading of data used for execution of the user program from the storage unit 22, and writing of the execution result of the user program to the storage unit 22. Repeat for each cycle.
- the arithmetic unit 21 of the CPU device 20 reads out data used for executing the user program
- the operation setting of each circuit element and the control result data of the general-purpose logic unit 11 are read from the storage unit 13 of the input / output control device 10.
- the setting of the operation of each circuit element is, for example, a count permission command of the counter 115 or a reset command of the count value
- the control result data is a count value of the counter 115 or the like.
- the programmable logic controller 1 may include an additional device in addition to the input / output control device 10 and the CPU device 20 in order to expand the functions. Examples of this device include a motion controller device that realizes multi-axis position control by controlling a servo amplifier, and a temperature controller device that outputs a temperature control signal based on a command from the CPU device 20. These devices are also connected to each other via an inter-device bus 25.
- the peripheral device 3 includes a program setting unit 31, an operation data setting unit 32, and an external communication interface unit 33.
- the program setting unit 31 is a graphical user interface (GUI) that receives user operations.
- GUI graphical user interface
- the program setting unit 31 creates a user program for the programmable logic controller 1 by a user operation.
- the program setting unit 31 outputs the created user program to the programmable logic controller 1 via the external communication interface unit 33 and the connection cable 2 and stores it in the storage unit 22 of the CPU device 20.
- the program setting unit 31 displays various data output from the programmable logic controller 1 on the display screen for monitoring.
- the operation data setting unit 32 is a graphical user interface (GUI) that receives user operations.
- GUI graphical user interface
- the operation data setting unit 32 sets a setting parameter indicating a parameter of each circuit element of the general-purpose logic unit 11 by a user operation.
- the operation data setting unit 32 sets operation data indicating the order of operations of the selectors of the general-purpose logic unit 11 by a user operation.
- the operation data setting unit 32 outputs the setting parameters of each circuit element of the general-purpose logic unit 11 and the operation data of each selector to the programmable logic controller 1 via the external communication interface unit 33 and the connection cable 2, and the peripheral device interface unit 23, the data is stored in the storage unit 13 of the input / output control device 10 via the communication interface unit 24, the inter-device bus 25, and the communication interface unit 14. Further, the operation data setting unit 32 has a function for simulating the operation of the general-purpose logic unit 11.
- the program setting unit 31 and the operation data setting unit 32 are provided in the peripheral device 3 by installing a program storing a programming tool and a general-purpose circuit block setting tool in the peripheral device 3.
- the program setting unit 31 and the operation data setting unit 32 may be realized by hardware by providing a calculation unit, a storage unit, and the like in the peripheral device 3.
- FIG. 2 is a block diagram illustrating a connection state of signal lines in the general-purpose logic unit 11 of the input / output control device according to the first embodiment. 2 shows a configuration in which the general-purpose logic unit 11 includes a filter 113, a logic gate 114, and a counter 115 as circuit elements for the sake of convenience of explanation. 117, a clock 118, and other circuit elements may be provided.
- the external input interface unit 15 has two input ports 151a and 151b, and the external output interface unit 16 has two output ports 161a and 161b.
- the input from the outside is the two points of the input ports 151a and 151b, and the output to the outside is the two points of the output ports 161a and 161b. Three or more points are acceptable.
- output selectors 119a and 119b in FIG. 2 are collectively referred to as the output selector 119 in FIG.
- the external input interface unit 15 inputs either the signal input from the outside to the input port 151 a or the signal input from the outside to the input port 151 b to the circuit switching bus 111.
- the output destination of the signal input to the circuit switching bus 111 is determined by the circuit selectors 112a, 112b, and 112c. That is, the signal of the circuit switching bus 111 is output to the filter 113 when the circuit selector 112a is valid, and is output to the logic gate 114 when the circuit selector 112b is valid, and the circuit selector 112c is valid. In this case, it is output to the counter 115.
- each circuit element When a signal is input from the circuit selector 112, each circuit element performs a calculation according to a preset parameter of each circuit element, and then outputs a signal to the circuit switching bus 111.
- the signal output to the circuit switching bus 111 is output again to the circuit selectors 112a, 112b, and 112c via the circuit switching bus 111. At this time, a signal can be output again to an arbitrary circuit element by switching between valid and invalid of the selectors 112a, 112b, and 112c.
- the external output interface unit 16 After an arbitrary circuit element executes a predetermined calculation, the external output interface unit 16 outputs a signal to the outside via the output port 161a or the output port 161b by setting the output selector 119a or the output selector 119b to be valid. To do.
- the external input interface unit 15, the circuit selector 112, each circuit element, and the output selector 119 are connected to the circuit switching bus 111. Then, by arbitrarily changing the validity and invalidity of the circuit selector 112 and the output selector 119, it is possible to cause each circuit element to perform a logical operation in an arbitrary order. At this time, a signal can be input again to the same circuit element without changing the validity and invalidity of the circuit selector 112 and the output selector 119, and the logical operation can be executed again.
- circuit selector 112 and the output selector 119 By arbitrarily changing the validity and invalidity of the circuit selector 112 and the output selector 119, one circuit element performs a logical operation, and after another circuit element performs a logical operation, the circuit selector 112 and the output selector 119 are again set to one circuit element. Logic operations can also be executed.
- FIG. 3 is a conceptual diagram showing the configuration of the storage unit of the input / output control apparatus according to the first embodiment.
- the configuration of the storage unit 13 of the input / output control apparatus 10 according to the first embodiment will be described with reference to FIG.
- the operation state flag is a flag indicating the state of the input / output control device 10 such as operation start or operation change.
- the storage unit 13 stores a flag indicating the operation start or the operation change as an operation state flag.
- the storage unit 13 sets a flag indicating the operation completion or the setting change completion as an operation state flag.
- the calculation unit 12 notifies the CPU device 20 of the completion of the operation and the completion of the setting change.
- the CPU device 20 stores the state of the input / output control device 10 such as completion of the notified operation or setting change completion in the storage unit 22.
- the measurement data is data obtained or calculated by the input / output control device 10 when the programmable logic controller 1 executes the user program. For example, the frequency of the signal input from the electronic load 5, the electronic data For example, the rotational speed of the motor connected as the load 5.
- the storage unit 13 stores data obtained or calculated by the input / output control device 10 as measurement data. Based on the measurement data stored in the storage unit 13, the calculation unit 12 notifies the CPU device 20 of data acquired or calculated by the input / output control device 10 and causes the storage unit 22 to store the data.
- the parameter setting unit 31 of the peripheral device 3 can monitor the data acquired or calculated by the input / output control device 10 stored in the storage unit 22.
- the setting parameter indicates a parameter of each circuit element, and is, for example, characteristic data of the filter 113 of the general-purpose logic unit 11, an operation mode of the counter 115, or the like.
- the calculation unit 12 notifies the CPU device 20 of the parameters of each circuit element stored in the storage unit 13 and stores the parameters in the storage unit 22 of the CPU device 20.
- the CPU device 20 monitors or changes parameters of each circuit element stored in the storage unit 22.
- the parameter setting unit 31 or the operation data setting unit 32 of the peripheral device 3 can also monitor or change the parameters of each circuit element stored in the storage unit 22.
- the operation data is data for causing the general-purpose logic unit 11 to execute a predetermined logical operation, that is, data indicating the order of switching between valid and invalid for the operation settings of the circuit selector 112 and the output selector 119.
- the operation data setting unit 32 When the user inputs operation data of each selector to the operation data setting unit 32, the operation data setting unit 32 outputs the operation data of each selector and stores it in the storage unit 13 as operation data.
- the calculation unit 12 transmits the operation data stored in the storage unit 13 to the circuit selector 112 and the output selector 119, and sets or changes a parameter indicating the content of the operation setting of each selector.
- Each selector is set with a parameter indicating that the operation setting is valid or a parameter indicating that the operation setting is invalid.
- the user can easily cause the general-purpose logic unit 11 to perform various functions necessary for the input / output control device 10 to execute the high-speed input / output control.
- FIG. 4 is a flowchart illustrating a procedure in which the user presets the operation of the general-purpose logic unit in the first embodiment. A method of realizing various functions requested by the user by setting the operation of the general-purpose logic unit 11 will be described with reference to FIG.
- step S1 the operation data setting unit 32 of the peripheral device 3 determines whether or not a command for setting operation data of the circuit selector 112 or the output selector 119 has been input.
- the operation data setting unit 32 sets or changes the operation data of the selector according to the input content in step S2.
- the peripheral device 3 outputs the operation data of the selector after setting or changing from the external communication interface unit 33, and the connection cable 2, the peripheral device interface unit 23, the communication interface unit 24, the inter-device bus 25, and the communication interface unit. 14 in the storage unit 13 of the input / output control device 10.
- step S3 the operation data setting unit 32 of the peripheral device 3 determines whether or not a command for setting the parameter of the circuit element has been input.
- the operation data setting unit 32 sets or changes the parameter of the circuit element according to the input content in step S4.
- the peripheral device 3 outputs the parameter of the circuit element after setting or changing from the external communication interface unit 33, and the connection cable 2, the peripheral device interface unit 23, the communication interface unit 24, the inter-device bus 25, and the communication interface unit. 14 in the storage unit 13 of the input / output control device 10.
- step S3 If it is determined in step S3 that the user has not input a command for setting the parameters of the circuit elements, the process proceeds to step S5.
- step S5 the operation data setting unit 32 of the peripheral device 3 determines whether or not a command for ending the operation setting of the general-purpose logic unit 11 has been input.
- the process returns to step S1.
- a command for ending the operation setting of the general-purpose logic unit 11 is input, the setting ends.
- FIG. 5 is a flowchart illustrating an operation procedure when the programmable logic controller according to the first embodiment executes the user program. An operation when the programmable logic controller 1 executes the user program will be described with reference to FIG.
- step S ⁇ b> 11 the peripheral device 3 outputs the user program created by the program setting unit 31 from the external communication interface unit 33 and stores it in the storage unit 22 of the CPU device 20 via the connection cable 2 and the peripheral device interface unit 23.
- the calculation unit 21 of the CPU device 20 executes the user program stored in the storage unit 22 and causes the input / output control device 10 to perform a predetermined operation, so that the electronic load 5 connected to the input / output control device 10 is changed. Control.
- the arithmetic unit 12 of the input / output control device 10 causes the general-purpose logic unit 11 to execute a predetermined logical operation in order to execute a predetermined operation instructed by the arithmetic unit 21 of the CPU device 20.
- FIG. 2 An operation for causing the general-purpose logic unit 11 to execute a predetermined logical operation will be described with reference to FIGS.
- FIG. 2 a case where a signal input from the input port 151a is input in the order of the filter 113, the logic gate 114, and the counter 115 and output from the output port 161b will be described.
- step S12 of FIG. 5 the arithmetic unit 12 of the input / output control device 10 determines whether or not a signal is input from the external open / close sensor 4 or the like.
- the arithmetic unit 12 causes the general-purpose logic unit 11 to execute a predetermined logical operation on the input signal.
- the input port 151 a shown in FIG. 2 outputs the signal input from the open / close sensor 4 to the circuit switching bus 111.
- the calculation unit 12 of the input / output control device 10 changes the parameter of the circuit selector 112 according to the operation data stored in the storage unit 13.
- the arithmetic unit 12 changes the parameter setting of the circuit selector 112a of the general-purpose logic unit 10 based on the operation data stored in the storage unit 13 via the operation setting bus 120 shown in FIG. .
- the circuit selector 112a is set to be valid and outputs a signal.
- the arithmetic unit 12 of the input / output control device 10 changes the parameters of each circuit element in accordance with the setting parameters stored in the storage unit 13.
- the calculation unit 12 sets the parameters of the filter 113 of the general-purpose logic unit 10 via the operation setting bus 120 illustrated in FIG. 1 based on the setting parameters stored in the storage unit 13. Based on this parameter, the filter 113 performs a logical operation on the input signal and outputs the operation result as a signal.
- step S15 of FIG. 5 the calculation unit 12 of the input / output control device 10 determines whether or not the next command of the operation data stored in the storage unit 13 is a command for validating the operation setting of the output selector 119. to decide.
- the command for validating the operation setting of the output selector 119 means a command for outputting the calculation result of the circuit element of the general-purpose logic unit 11 to the outside.
- the counter 115 of the general-purpose logic unit 11 has not executed a predetermined logical operation, and has not yet output a signal to the outside. Therefore, it is determined No, and the process returns to step S13.
- step S13 of FIG. 5 the calculation unit 12 sets parameters of the circuit selector 112a and the circuit selector 112b of the general-purpose logic unit 10 via the operation setting bus 120 shown in FIG. 1 based on the operation data stored in the storage unit 13. Change the setting. As a result, the circuit selector 112a is set to invalid and does not output the signal of the circuit switching bus 111 to the filter 113, and the circuit selector 112b is set to valid and outputs the signal of the circuit switching bus 111 to the logic gate 114.
- the calculation unit 12 sets the parameters of the logic gate 114 of the general-purpose logic unit 10 via the operation setting bus 120 illustrated in FIG. 1 based on the setting parameters stored in the storage unit 13. Based on this parameter, the logic gate 114 performs a logical operation on the input signal and outputs the operation result as a signal.
- step S15 since the counter 115 of the general-purpose logic unit 11 has not executed a predetermined logical operation and has not yet output a signal to the outside, it is determined again No, and the process returns to step S13.
- step S13 of FIG. 5 the calculation unit 12 sets parameters of the circuit selector 112b and the circuit selector 112c of the general-purpose logic unit 10 via the operation setting bus 120 shown in FIG. 1 based on the operation data stored in the storage unit 13. Change the setting. As a result, the circuit selector 112b is set to invalid and does not output the signal of the circuit switching bus 111 to the logic gate 114, and the circuit selector 112c is set to valid and outputs the signal of the circuit switching bus 111 to the counter 115.
- the calculation unit 12 sets the parameter of the counter 115 of the general-purpose logic unit 10 via the operation setting bus 120 illustrated in FIG. 1 based on the setting parameter stored in the storage unit 13. Based on this parameter, the counter 115 performs a logical operation on the input signal and outputs the operation result to the circuit switching bus 111 as a signal.
- step S15 of FIG. 5 when the next command of the operation data stored in the storage unit 13 is a command to validate the operation setting of the output selector 119, the calculation unit 12 calculates the circuit elements of the general-purpose logic unit 11. It is determined that the instruction is for outputting the result to the outside, and the process proceeds to step S16.
- the calculation unit 12 of the input / output control device 10 changes the parameter of the output selector 119 according to the operation data stored in the storage unit 13.
- the calculation unit 12 determines the parameter values of the circuit selector 112c and the output selector 119b of the general-purpose logic unit 10 based on the operation data stored in the storage unit 13 via the operation setting bus 120 shown in FIG. Change the setting.
- the circuit selector 112c is set to invalid and does not output the signal of the circuit switching bus 111 to the counter 115
- the output selector 119b is set to valid and outputs the signal of the circuit switching bus 111 to the output port 161b.
- the output port 161b shown in FIG. 2 outputs the signal received from the output selector 119b to the outside.
- step S17 of FIG. 5 the calculation unit 21 of the CPU device 20 determines whether or not the execution of the user program is completed. If the execution of the user program has not been completed, the process returns to step S12. When the execution of the user program is completed, the programmable logic controller 1 ends the operation.
- the general-purpose logic unit 11 can perform a logical operation on the signal input from the input port 151a in the order of the filter 113, the logic gate 114, and the counter 115, and output the result from the output port 161b.
- the general-purpose logic unit 11 in the first embodiment shows only the filter 113, the logic gate 114, and the counter 115 as circuit elements in FIG. 2, but the comparator 116, the arithmetic unit 117, and the clock 118 shown in FIG. Any or all of these may be provided. In this case, a logical operation of these circuit elements can be added by inputting a signal through the circuit selector 112 corresponding to these circuit elements and the circuit switching bus 111 associated therewith.
- the general-purpose logic unit 11 of the first embodiment can be used for various user originals. It becomes possible to correspond to the unit operation mode.
- the operation data is data indicating the order of switching between valid and invalid for the operation settings of the circuit selector 112 and the output selector 119.
- the next command of the operation data stored in the storage unit 13 validates the operation setting of the output selector 119 in step S15 of FIG. If it is a command to determine whether the command is an instruction and validate the operation setting of the output selector 119, the parameter of the output selector 119 is changed according to the operation data stored in the storage unit 13 in step S16 of FIG.
- the circuit selector 112 when the parameter indicating that the operation setting is valid is set, the circuit selector 112 outputs the signal of the circuit switching bus 111 to the circuit element, and the operation setting is invalid. When the parameter indicating this is set, the signal of the circuit switching bus 111 is not output to the circuit element. Similarly, when a parameter indicating that the operation setting is valid is set, the output selector 119 outputs the signal of the circuit switching bus 111 to the external output interface unit 16 to indicate that the operation setting is invalid. When the parameter shown is set, the signal of the circuit switching bus 111 is not output to the external output interface unit 16.
- the circuit selector 112 and the output selector 119 in the first embodiment are not limited to this.
- the circuit selector 112 and the output selector 119 only a parameter indicating that the operation setting is valid may be set.
- the circuit selector 112 when a parameter indicating that the operation setting is valid is set, the circuit selector 112 outputs a signal of the circuit switching bus 111 to the circuit element, and the output selector 119 indicates that the operation setting is valid.
- the signal of the circuit switching bus 111 is output to the external output interface unit 16.
- the circuit selector 112 invalidates the operation setting, and the signal of the circuit switching bus 111 is transferred to the circuit. Does not output to the element.
- the output selector 119 becomes invalid and the signal of the circuit switching bus 111 is output. Does not output to the external output interface unit 16. Even in such a case, the above-described effects in the first embodiment can be obtained.
- 1 programmable logic controller 10 input / output control device, 11 general-purpose logic unit, 12 arithmetic unit, 13 storage unit, 15 external input interface unit, 16 external output interface unit, 111 circuit switching bus, 112, 112a, 112b, 112c, 112d , 112e, 112f circuit selector, 113 filter, 114 logic gate, 115 counter, 116 comparator, 117 arithmetic unit, 118 clock, 119, 119a, 119b output selector, 20 CPU device, 3 peripheral device, 31 parameter setting unit, 32 Operation data setting section
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Automation & Control Theory (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Programmable Controllers (AREA)
Abstract
Description
図1は、実施の形態1におけるプログラマブルロジックコントローラの構成を示すブロック図である。図1を用いて、実施の形態1における入出力制御装置を備えたプログラマブルロジックコントローラについて説明する。なお、本発明は、この実施の形態1により限定されるものではない。
実施の形態1において、プログラマブルロジックコントローラ1は、接続ケーブル2を介して周辺装置3と接続する。また、プログラマブルロジックコントローラ1は、開閉センサ4及び電子負荷5と接続する。
入出力制御装置10は、汎用ロジック部11、演算部12、記憶部13、通信インターフェース部14、外部入力インターフェース部15、及び外部出力インターフェース部16を備える。
CPU装置20は、演算部21と、記憶部22と、周辺装置インターフェース部23と、通信インターフェース部24とを備える。
周辺装置3は、プログラム設定部31と、動作データ設定部32と、外部通信インターフェース部33とを備える。
図2は、実施の形態1の入出力制御装置の汎用ロジック部11における信号線の接続状態を示すブロック図である。なお、図2においては、説明の便宜上、汎用ロジック部11がフィルタ113と、論理ゲート114と、カウンタ115とを回路素子として備える構成を示しているが、図1に示す比較器116、演算器117、クロック118や、その他の回路素子を備えても良い。
図3は、実施の形態1における入出力制御装置の記憶部の構成を示す概念図である。図3を用いて、実施の形態1における入出力制御装置10の記憶部13の構成について説明する。
図4は、実施の形態1において、汎用ロジック部の動作をユーザが予め設定する手順を示すフローチャートである。図4を用いて、汎用ロジック部11の動作を設定してユーザが要求する各種機能を実現する方法について説明する。
図5は、実施の形態1におけるプログラマブルロジックコントローラがユーザプログラムを実行する際の動作の手順を示すフローチャートである。図5を用いて、プログラマブルロジックコントローラ1がユーザプログラムを実行する際の動作を説明する。
Claims (10)
- 外部から信号が入力される入力インターフェースに接続するバスと、
前記バスに接続し、動作の有効または無効が設定され、有効である場合に前記バスの信号を出力し、無効である場合に前記バスの信号を出力しない複数の回路セレクタと、
前記回路セレクタごとに対応して設けられ、前記回路セレクタから信号が入力されると論理演算を行い、演算結果を示す信号を前記バスへ出力する複数の論理回路と、
前記バスに接続し、動作の有効または無効が設定され、有効である場合に前記バスの信号を出力インターフェースへ出力し、無効である場合に前記バスの信号を前記出力インターフェースへ出力しない出力セレクタと、
前記複数の回路セレクタと前記出力セレクタの動作の順序に基づいて、前記複数の回路セレクタまたは前記出力セレクタを有効または無効にする演算部と、
を備えたことを特徴とする入出力制御装置。 - 前記演算部は、前記入力インターフェースまたは前記複数の論理回路から前記バスに信号が入力された場合、前記複数の回路セレクタと前記出力セレクタの動作の順序を示すデータに基づいて、前記複数の回路セレクタおよび前記出力セレクタを有効または無効にする
ことを特徴とする請求項1に記載の入出力制御装置。 - 前記演算部と接続され、前記データを設定するデータ設定部をさらに備えた
ことを特徴とする請求項1に記載の入出力制御装置。 - 前記演算部と接続され、前記論理回路が論理演算を行うために用いるパラメータを前記論理回路に設定するパラメータ設定部をさらに備えた
ことを特徴とする請求項1に記載の入出力制御装置。 - 外部から信号が入力される入力インターフェースに接続するバスへの信号の入力を受け付ける入力ステップと、
前記バスに接続する複数の回路セレクタのうち、任意の回路セレクタを有効にして、当該回路セレクタに前記バスの信号を出力させる回路選択ステップと、
前記回路セレクタごとに対応して設けられる複数の論理回路のうち、前記回路セレクタから信号が入力された論理回路に論理演算を行わせ前記バスへ信号を出力させる演算ステップと、
前記バスに接続する出力セレクタを有効にして、当該出力セレクタに前記バスの信号を出力インターフェースへ出力させる出力ステップと、
を備えたことを特徴とする入出力制御方法。 - 前記複数の回路セレクタと前記出力セレクタの動作の順序を示すデータを設定する動作データ設定ステップをさらに備え、
前記回路選択ステップは、前記動作データ設定ステップにおいて設定された前記データに基づいて、前記回路セレクタを有効または無効にし、
前記出力ステップは、前記動作データ設定ステップにおいて設定された前記データに基づいて、前記出力セレクタを有効または無効にする
ことを特徴とする請求項5に記載の入出力制御方法。 - パラメータを前記論理回路に設定するパラメータ設定ステップをさらに備え、
前記演算ステップは、前記パラメータ設定ステップにおいて設定された前記パラメータに応じた論理演算を前記論理回路に行わせる
ことを特徴とする請求項5に記載の入出力制御方法。 - 入力インターフェースから入力された信号に応じて所定の動作を実行し、出力インターフェースから信号を出力する入出力制御装置にインストールされるプログラムにおいて、
前記入力インターフェースに接続するバスに信号が入力された場合、前記バスに接続する複数の回路セレクタのうち、任意の回路セレクタを有効にして、当該回路セレクタに前記バスの信号を出力させる回路選択ステップと、
前記回路セレクタごとに対応して設けられる複数の論理回路のうち、前記回路セレクタから信号が入力された論理回路に論理演算を行わせ前記バスへ信号を出力させる演算ステップと、
前記バスに接続する出力セレクタを有効にして、当該出力セレクタに前記バスの信号を前記出力インターフェースへ出力させる出力ステップと、
を前記入出力制御装置の演算部に実行させることを特徴とするプログラム。 - 前記複数の回路セレクタと前記出力セレクタの動作の順序を示すデータを設定する動作データ設定ステップをさらに備え、
前記回路選択ステップは、前記動作データ設定ステップにおいて設定された前記データに基づいて、前記回路セレクタを有効または無効にし、
前記出力ステップは、前記動作データ設定ステップにおいて設定された前記データに基づいて、前記出力セレクタを有効または無効にする
ことを特徴とする請求項8に記載のプログラム。 - パラメータを前記論理回路に設定するパラメータ設定ステップをさらに備え、
前記演算ステップは、前記パラメータ設定ステップにおいて設定された前記パラメータに応じた論理演算を前記論理回路に行わせる
ことを特徴とする請求項8に記載のプログラム。
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE112014006947.7T DE112014006947T5 (de) | 2014-09-11 | 2014-09-11 | Ein-/Ausgabesteuereinrichtung, Ein-/Ausgabesteuerverfahren und Programm |
JP2016546539A JP6176407B2 (ja) | 2014-09-11 | 2014-09-11 | 入出力制御装置、入出力制御方法、及びプログラム |
KR1020177004669A KR101781323B1 (ko) | 2014-09-11 | 2014-09-11 | 입출력 제어장치, 입출력 제어 방법, 및 프로그램 |
CN201480081523.1A CN106662853B (zh) | 2014-09-11 | 2014-09-11 | 输入输出控制装置、输入输出控制方法以及存储程序的存储器 |
US15/501,268 US9971332B2 (en) | 2014-09-11 | 2014-09-11 | Input/output control device, input/output control method, and non-transitory computer-readable medium for selective activation of logical circuits |
PCT/JP2014/004673 WO2016038645A1 (ja) | 2014-09-11 | 2014-09-11 | 入出力制御装置、入出力制御方法、及びプログラム |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2014/004673 WO2016038645A1 (ja) | 2014-09-11 | 2014-09-11 | 入出力制御装置、入出力制御方法、及びプログラム |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2016038645A1 true WO2016038645A1 (ja) | 2016-03-17 |
Family
ID=55458438
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2014/004673 WO2016038645A1 (ja) | 2014-09-11 | 2014-09-11 | 入出力制御装置、入出力制御方法、及びプログラム |
Country Status (6)
Country | Link |
---|---|
US (1) | US9971332B2 (ja) |
JP (1) | JP6176407B2 (ja) |
KR (1) | KR101781323B1 (ja) |
CN (1) | CN106662853B (ja) |
DE (1) | DE112014006947T5 (ja) |
WO (1) | WO2016038645A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10175673B2 (en) | 2015-04-06 | 2019-01-08 | Mitsubishi Electric Corporation | Programmable controller system |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP3912823B1 (en) * | 2020-03-25 | 2023-02-15 | Kyocera Corporation | Interface circuit and heat history control method |
CN115061534A (zh) * | 2022-05-09 | 2022-09-16 | 厉雷刚 | 无时钟异步电路、数据同步输出的方法、设备及介质 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05334083A (ja) * | 1992-05-28 | 1993-12-17 | Fuji Electric Co Ltd | 多分岐命令の処理方式 |
JPH0869355A (ja) * | 1994-08-26 | 1996-03-12 | Matsushita Electric Works Ltd | アナログ/デジタル変換装置 |
JP2008310536A (ja) * | 2007-06-13 | 2008-12-25 | Omron Corp | 安全リモートi/oターミナル |
JP2009069864A (ja) * | 2007-09-10 | 2009-04-02 | Mitsubishi Electric Corp | プログラマブルコントローラ |
Family Cites Families (19)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3849765A (en) * | 1971-11-30 | 1974-11-19 | Matsushita Electric Ind Co Ltd | Programmable logic controller |
US5237652A (en) * | 1990-11-30 | 1993-08-17 | Mcmanus Kirby L | Programming system for programmable logic controller |
JPH0876820A (ja) * | 1994-09-05 | 1996-03-22 | Hitachi Ltd | プロセス入出力制御装置 |
US5754823A (en) | 1995-02-23 | 1998-05-19 | Datalogic, Inc. | Configurable I/O system using logic state arrays |
US6058448A (en) * | 1995-12-19 | 2000-05-02 | Micron Technology, Inc. | Circuit for preventing bus contention |
KR100202706B1 (ko) * | 1996-10-05 | 1999-06-15 | 이종수 | 피엘씨 리모트 시스템의 기동시간 동기화 및 비상상태 출력 제어방법 |
JPH10240315A (ja) * | 1997-03-03 | 1998-09-11 | Star Tec:Kk | プログラマブルロジック調節器 |
US6028809A (en) * | 1997-06-20 | 2000-02-22 | Altera Corporation | Programmable logic device incorporating a tristateable logic array block |
US6107825A (en) * | 1997-10-16 | 2000-08-22 | Altera Corporation | Input/output circuitry for programmable logic devices |
US7200448B2 (en) * | 2001-11-27 | 2007-04-03 | Rockwell Automation Technologies, Inc. | System and method for function block execution order generation |
TW594454B (en) * | 2003-03-27 | 2004-06-21 | Delta Electronics Inc | Expander of automated apparatus and its interface control chip |
JP2005275938A (ja) | 2004-03-25 | 2005-10-06 | Toshiba Corp | コントローラシステムおよびメカトロニクス機器用コントローラ |
EP1632825B1 (en) * | 2004-09-03 | 2008-10-29 | Derek Ward | Improvements in or relating to programmable logic controller and related electronic devices |
JP4450737B2 (ja) | 2005-01-11 | 2010-04-14 | 富士通株式会社 | 半導体集積回路 |
DE602006017460D1 (de) * | 2005-03-14 | 2010-11-25 | Omron Tateisi Electronics Co | Programmierbares Steuersystem |
ATE551641T1 (de) * | 2008-07-03 | 2012-04-15 | Belimo Holding Ag | Stellglied für hvac-systeme und verfahren zum betrieb des stellglieds |
AT509310B1 (de) * | 2009-12-16 | 2015-10-15 | Bachmann Gmbh | Verfahren zum betrieb einer speicherprogrammierbaren steuerung (sps) mit dezentraler, autonomer ablaufsteuerung |
JP5424486B2 (ja) * | 2010-02-18 | 2014-02-26 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
DE112015006067T5 (de) * | 2015-01-28 | 2017-10-12 | Mitsubishi Electric Corporation | Intelligentes Funktionsmodul und speicherprogrammierbares Steuerungssystem |
-
2014
- 2014-09-11 WO PCT/JP2014/004673 patent/WO2016038645A1/ja active Application Filing
- 2014-09-11 CN CN201480081523.1A patent/CN106662853B/zh active Active
- 2014-09-11 US US15/501,268 patent/US9971332B2/en active Active
- 2014-09-11 KR KR1020177004669A patent/KR101781323B1/ko active IP Right Grant
- 2014-09-11 JP JP2016546539A patent/JP6176407B2/ja active Active
- 2014-09-11 DE DE112014006947.7T patent/DE112014006947T5/de active Pending
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05334083A (ja) * | 1992-05-28 | 1993-12-17 | Fuji Electric Co Ltd | 多分岐命令の処理方式 |
JPH0869355A (ja) * | 1994-08-26 | 1996-03-12 | Matsushita Electric Works Ltd | アナログ/デジタル変換装置 |
JP2008310536A (ja) * | 2007-06-13 | 2008-12-25 | Omron Corp | 安全リモートi/oターミナル |
JP2009069864A (ja) * | 2007-09-10 | 2009-04-02 | Mitsubishi Electric Corp | プログラマブルコントローラ |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10175673B2 (en) | 2015-04-06 | 2019-01-08 | Mitsubishi Electric Corporation | Programmable controller system |
Also Published As
Publication number | Publication date |
---|---|
JP6176407B2 (ja) | 2017-08-09 |
CN106662853A (zh) | 2017-05-10 |
US9971332B2 (en) | 2018-05-15 |
DE112014006947T5 (de) | 2017-05-24 |
CN106662853B (zh) | 2018-08-31 |
JPWO2016038645A1 (ja) | 2017-04-27 |
KR101781323B1 (ko) | 2017-09-22 |
KR20170024125A (ko) | 2017-03-06 |
US20170220020A1 (en) | 2017-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6205588B1 (ja) | モータ制御装置のカスタマイズ方法、およびモータ制御装置 | |
JP6176407B2 (ja) | 入出力制御装置、入出力制御方法、及びプログラム | |
US8346378B2 (en) | Programmable controller | |
WO2013128578A1 (ja) | 制御装置および制御装置の制御方法 | |
US10146200B2 (en) | Apparatus and method for updating operating system in programmable logic controller | |
JP2006280090A (ja) | インバータ装置 | |
KR101913919B1 (ko) | 프로그래머블 컨트롤러 시스템, 프로그래머블 컨트롤러 및 표시 장치 | |
JPWO2012070128A1 (ja) | システム設計装置 | |
JP6191625B2 (ja) | インバータ制御装置およびその周辺装置 | |
JP2007241744A (ja) | モーションコントローラとその指令方法 | |
KR101782252B1 (ko) | Plc 시스템의 고정주기 운전 방법 | |
JP6146277B2 (ja) | インバータ制御装置およびその周辺装置 | |
JP2019087118A (ja) | 車載制御装置 | |
JP2002014707A (ja) | I/oユニット及びプログラマブルコントローラ | |
JP6319631B2 (ja) | 電力変換装置 | |
JP2012196071A (ja) | 電力変換器 | |
JP2007280376A (ja) | プログラマブル・コントローラ | |
WO2014168055A1 (ja) | チューニング支援装置およびチューニングシステム | |
JP4340870B2 (ja) | プログラマブルコントローラ | |
JP5143600B2 (ja) | ハードウェアロジック部を有するplc | |
JP6464211B2 (ja) | プログラマブルコントローラ | |
JP2010204737A (ja) | プログラマブルコントローラの制御システムおよびプログラマブルコントローラの制御プログラム実行方法 | |
JP2020028723A5 (ja) | ||
JP2015148864A (ja) | 情報処理装置 | |
KR20150132927A (ko) | 분산처리형 피엘씨 시스템 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 14901454 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2016546539 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 15501268 Country of ref document: US |
|
ENP | Entry into the national phase |
Ref document number: 20177004669 Country of ref document: KR Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 112014006947 Country of ref document: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 14901454 Country of ref document: EP Kind code of ref document: A1 |