WO2011071546A1 - Digital sampling mixer with multiphase clocks - Google Patents
Digital sampling mixer with multiphase clocks Download PDFInfo
- Publication number
- WO2011071546A1 WO2011071546A1 PCT/US2010/020155 US2010020155W WO2011071546A1 WO 2011071546 A1 WO2011071546 A1 WO 2011071546A1 US 2010020155 W US2010020155 W US 2010020155W WO 2011071546 A1 WO2011071546 A1 WO 2011071546A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- clock signals
- latches
- pulses
- series
- clock
- Prior art date
Links
- 238000005070 sampling Methods 0.000 title claims description 24
- 238000000034 method Methods 0.000 claims description 10
- 239000013068 control sample Substances 0.000 claims description 4
- 239000000523 sample Substances 0.000 description 7
- 239000003990 capacitor Substances 0.000 description 5
- 238000010586 diagram Methods 0.000 description 5
- 230000000875 corresponding effect Effects 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000005295 random walk Methods 0.000 description 4
- 230000004913 activation Effects 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03D—DEMODULATION OR TRANSFERENCE OF MODULATION FROM ONE CARRIER TO ANOTHER
- H03D7/00—Transference of modulation from one carrier to another, e.g. frequency-changing
- H03D7/12—Transference of modulation from one carrier to another, e.g. frequency-changing by means of semiconductor devices having more than two electrodes
- H03D7/125—Transference of modulation from one carrier to another, e.g. frequency-changing by means of semiconductor devices having more than two electrodes with field effect transistors
Definitions
- DSM digital sampling mixer
- samples of a signal are taken at high speed in order to down-convert what is typically a radio frequency (RF) signal to a lower, more manageable rate.
- RF radio frequency
- Such sampling requires activation of switches at a rate higher than the RF signal itself.
- the highest RF signal may be 1GHz and the samples taken at 2.4GHz or higher.
- Such a high speed clock is
- US Patent No. 7,028,070 relies on a delay line, the output of which activates a series of SHA (sample and hold amplifiers) in sequence.
- SHA sample and hold amplifiers
- an imperfection arises due to the mismatch of delay time in the delay line.
- This mismatch being random, executes a classic "random walk" around an ideal graph of sample time vs position in the sequence.
- Such a classic random walk exhibits a nominal (or expected) deviation of sqrt(N) where N is the length of the sequence. Therefore given a sequence of say 100 delay elements, each element having a delay of, for example 1 nanosecond, and further having a random deviation of say lOOpicoseconds, the mean deviation from the ideal linear progression vs.
- the delay line does not exhibit the characteristic of a random walk.
- the error, the lOOpicoseconds in the first example, is correlated along the sequence.
- the first 50 delay elements are all 0.9 nanoseconds and the last 50 delay elements are all l . lnanoseconds.
- Various embodiments relate to multiphase clock generates pulses at a rate much higher than the clock frequency.
- One apparatus embodiment includes clock circuitry, a plurality of latches, and combinational logic:
- clock circuitry generating a plurality of clock signals having an odd number of clock signals being three or more, the plurality of clock signals having a common frequency, and a phase delay corresponding to the odd number of clock signals evenly separating the first plurality of clock signals;
- a plurality of latches connected in series wherein adjacent latches of the series are connected such that an output of a preceding latch of the adjacent latches in the series is connected to an input of a following latch of the adjacent latches in the series, the plurality of latches being clocked by the plurality of clock signals and inverted versions of the plurality of clock signals such that half of the phase delay separates clock signals of the preceding latch and the following latch of the adjacent latches in the series;
- combinational logic coupled to outputs of the plurality of latches, the combinational logic generating pulses at a rate of two times the odd number of clock signals times the common frequency of the plurality of clock signals.
- the apparatus is a digital sampling mixer, and the pulses control sample and hold circuitry of the digital sampling mixer.
- the pulses are overlapping.
- the pulses are non-overlapping.
- Another apparatus embodiment includes clock circuitry, a plurality of latches, and combinational logic:
- clock circuitry generating a plurality of clock signals having an even number of clock signals being four or more, the plurality of clock signals having a common frequency, and a phase delay corresponding to the even number of clock signals evenly separating the first plurality of clock signals;
- a plurality of latches connected in series, wherein adjacent latches of the series are connected such that an output of a preceding latch of the adjacent latches in the series is connected to an input of a following latch of the adjacent latches in the series, the plurality of latches being clocked by the plurality of clock signals such that the phase delay separates clock signals of the preceding latch and the following latch of the adjacent latches in the series;
- combinational logic coupled to outputs of the plurality of latches, the combinational logic generating pulses at a rate of the even number of clock signals times the common frequency of the plurality of clock signals.
- the apparatus is a digital sampling mixer, and the pulses control sample and hold circuitry of the digital sampling mixer.
- the pulses are overlapping.
- the pulses are non-overlapping.
- Another aspect of the technology is a method with the following steps:
- clocking series-connected latches with a plurality of clock signals having an odd number of clock signals being three or more and with inverted versions of the clock signals, the plurality of clock signals having a common frequency, and a phase delay corresponding to the odd number of clock signals evenly separating the first plurality of clock signals;
- One embodiment further comprises:
- the pulses are overlapping.
- the pulses are non-overlapping.
- Another aspect of the technology is a method with the following steps:
- clocking series-connected latches with a plurality of clock signals having an even number of clock signals being four or more, the plurality of clock signals having a common frequency, and a phase delay corresponding to the even number of clock signals evenly separating the first plurality of clock signals;
- One embodiment further comprises:
- the pulses are overlapping.
- the pulses are non-overlapping.
- Figure 1 is a block diagram of a latch.
- Figure 2 is a block diagram of a chain of latches.
- Figure 3 is a block diagram of a chain of latches with gates added to the latch outputs to generate non-overlapping pulses.
- Figure 4 is a graph of a three phase clock used to clock the chain of latches.
- Figure 5 is a graph of the non-overlapping pulses output from the chain of latches, such as the one of Figure 4.
- Figure 6 is a block diagram of a chain of latches with gates added to the latch outputs to generate overlapping pulses.
- Figure 7 is a graph of a three phase clock used to clock the chain of latches.
- Figure 8 is a graph of the overlapping pulses output from the chain of latches, such as the one of Figure 6.
- Figure 9 is a graph of a five phase clock used to clock the chain of latches.
- Figure 10 is a graph of the overlapping pulses output from the chain of latches, resulting from the five phase clock such as the one of Figure 9.
- Figure 11 is a block diagram of a digital sampling mixer with the improved multiphase clock circuit.
- Various embodiments use multiple copies of a lower frequency clock to activate switches at a rate much higher than the clock frequency.
- FIG. 11 shows a modified version of such a digital sampling mixer.
- a chain of gates (14) is the timing element that activates the sample and hold (SHA) circuits (11).
- SHA sample and hold
- a 'latch' is an electronic element with state. The state of the latch persists indefinitely if a certain control input is, for example, high, and copies an externally applied state if the control input is, for example, low.
- a chain of latches is created by connecting 'Q' to 'D' as shown in Figure 2:
- a model demonstrates the operation of clocking a DSM with a multi-phase clock.
- the model of the latch is:
- An embodiment further includes gates added to the Q outputs, as shown in
- a multi-phase clock is defined by these statements:
- A,B,C are a three phase clock with 120° phase difference as shown in Figure 4.
- the clocks are connected in the sequence A, -B, C, -A, B, -C, etc where the minus sign indicates inversion.
- a signal falls through the latches at a rate of six times the clock as shown in Figure 5.
- Six non-overlapping pulses are generated for one cycle of the clock.
- any odd number of clock phases is used.
- Other embodiments generate overlapping output pulses of any desired width.
- A,B,C are a three phase clock with 120° phase difference as shown again in Figure 7.
- six overlapping pulses are generated for one cycle of the clock.
- the SHA is a switch that turns on for nominally 1 nanosecond and then goes off, while at the same time the next switch comes on.
- the mathematical instant of sampling is, to a first order, the time when the switch turns off. At that time the charge is trapped and the sample has been taken. There is a second order effect.
- the on resistance of the switch and the value of the capacitor make a finite bandwidth, and this bandwidth limits the rate-of-change of the signal.
- the SHA has been at -1 volt and now must go to +lv.
- the switch opens for 1 nanosecond the RC of the switch and capacitor may not be fast enough, the signal may be truncated by the switch going off, when the signal is part way up the exponential rise. Since only the moment of turning off the switch matters from the sample point of view, the switch can be allowed to stay on longer. But the rate of switch operation is maintained, rather than slowing down the whole circuit. So the solution is overlapping pulses. However, the driving device now sees more than one capacitor connected at any time and this presents a higher, more difficult to drive, load.
- A,B,C,D,E are a five phase clock with 72° phase difference as shown in Figure 9.
- Ten overlapping pulses are generated for one cycle of the clock.
- Figure 10 shows only seven, but the fact that ten occur in one cycle is evident.
- Figure 11 shows an example digital sampling mixer with the present multiphase clocking technology.
- Sampling pulses suitable to activate the sample and hold of a digital sampling mixer are generated for every phase of a multiphase clock. This is effective for odd numbers of phases where two times the number of phases of pulses occur in one cycle.
- the pulses are generated by a chain of latches, each connected to an appropriate phase of the clock, such that the data "falls through” on every phase rotation.
- a gate is connected to detect the position of the changing data as it passes down the chain, described as follows.
- the gate output activates the sample and hold.
- the gate outputs may be single pulses or overlapping pulses depending on whether the gate inputs are adjacent or not.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Manipulation Of Pulses (AREA)
Abstract
A multiphase clock generates pulses at a rate much higher than the clock frequency.
Description
DIGITAL SAMPLING MIXER WITH MULTIPHASE CLOCKS
BACKGROUND OF THE INVENTION
[0001] In a digital sampling mixer (DSM) samples of a signal are taken at high speed in order to down-convert what is typically a radio frequency (RF) signal to a lower, more manageable rate. Such sampling requires activation of switches at a rate higher than the RF signal itself. For example, in a TV tuner application the highest RF signal may be 1GHz and the samples taken at 2.4GHz or higher. Such a high speed clock is
inconvenient and costly.
[0002] US Patent No. 7,028,070 relies on a delay line, the output of which activates a series of SHA (sample and hold amplifiers) in sequence. However, an imperfection arises due to the mismatch of delay time in the delay line. This mismatch, being random, executes a classic "random walk" around an ideal graph of sample time vs position in the sequence. Such a classic random walk exhibits a nominal (or expected) deviation of sqrt(N) where N is the length of the sequence. Therefore given a sequence of say 100 delay elements, each element having a delay of, for example 1 nanosecond, and further having a random deviation of say lOOpicoseconds, the mean deviation from the ideal linear progression vs. time is sqrt(l 00)* lOOpicoseconds = lnanosecond. But in practice the deviation is well over lOnanoseconds. In an actual example, a chip with 320 picoseconds delay with 30 picoseconds deviation and 121 elements exhibits a 2 nanosecond deviation, well over the theoretical mean deviation of sqtr(121) * 30 picoseconds = 330 picoseconds.
[0003] The delay line does not exhibit the characteristic of a random walk. The error, the lOOpicoseconds in the first example, is correlated along the sequence. For example, the first 50 delay elements are all 0.9 nanoseconds and the last 50 delay elements are all l . lnanoseconds. There is still lOOnanoseconds of total delay. However, although the mid point of the delay chain is expected to be at 50nanoseconds, the mid point of the delay chain is in fact occurring at 0.9 nanoseconds *50 = 45nanoseconds, or 5 nanoseconds away from the expected point. That is 5 times the value predicted by the expected random-walk.
SUMMARY OF THE INVENTION
[0004] Various embodiments relate to multiphase clock generates pulses at a rate much higher than the clock frequency.
[0005] One apparatus embodiment includes clock circuitry, a plurality of latches, and combinational logic:
[0006] clock circuitry generating a plurality of clock signals having an odd number of clock signals being three or more, the plurality of clock signals having a common frequency, and a phase delay corresponding to the odd number of clock signals evenly separating the first plurality of clock signals;
[0007] a plurality of latches connected in series, wherein adjacent latches of the series are connected such that an output of a preceding latch of the adjacent latches in the series is connected to an input of a following latch of the adjacent latches in the series, the plurality of latches being clocked by the plurality of clock signals and inverted versions of the plurality of clock signals such that half of the phase delay separates clock signals of the preceding latch and the following latch of the adjacent latches in the series;
[0008] combinational logic coupled to outputs of the plurality of latches, the combinational logic generating pulses at a rate of two times the odd number of clock signals times the common frequency of the plurality of clock signals.
[0009] In another embodiment, the apparatus is a digital sampling mixer, and the pulses control sample and hold circuitry of the digital sampling mixer.
[0010] In another embodiment, the pulses are overlapping.
[0011] In another embodiment, the pulses are non-overlapping.
[0012] Another apparatus embodiment includes clock circuitry, a plurality of latches, and combinational logic:
[0013] clock circuitry generating a plurality of clock signals having an even number of clock signals being four or more, the plurality of clock signals having a common frequency, and a phase delay corresponding to the even number of clock signals evenly separating the first plurality of clock signals;
[0014] a plurality of latches connected in series, wherein adjacent latches of the series are connected such that an output of a preceding latch of the adjacent latches in the series is connected to an input of a following latch of the adjacent latches in the series,
the plurality of latches being clocked by the plurality of clock signals such that the phase delay separates clock signals of the preceding latch and the following latch of the adjacent latches in the series;
[0015] combinational logic coupled to outputs of the plurality of latches, the combinational logic generating pulses at a rate of the even number of clock signals times the common frequency of the plurality of clock signals.
[0016] In another embodiment, the apparatus is a digital sampling mixer, and the pulses control sample and hold circuitry of the digital sampling mixer.
[0017] In another embodiment, the pulses are overlapping.
[0018] In another embodiment, the pulses are non-overlapping.
[0019] Another aspect of the technology is a method with the following steps:
[0020] clocking series-connected latches, with a plurality of clock signals having an odd number of clock signals being three or more and with inverted versions of the clock signals, the plurality of clock signals having a common frequency, and a phase delay corresponding to the odd number of clock signals evenly separating the first plurality of clock signals; and
[0021] generating pulses from the series-connected latches at a rate of two times the odd number of clock signals times the common frequency of the plurality of clock signals.
[0022] One embodiment further comprises:
[0023] clocking a digital sampling mixer with the pulses.
[0024] In one embodiment, the pulses are overlapping.
[0025] In one embodiment, the pulses are non-overlapping.
[0026] Another aspect of the technology is a method with the following steps:
[0027] clocking series-connected latches, with a plurality of clock signals having an even number of clock signals being four or more, the plurality of clock signals having a common frequency, and a phase delay corresponding to the even number of clock signals evenly separating the first plurality of clock signals; and
[0028] generating pulses from the series-connected latches at a rate of two times the even number of clock signals times the common frequency of the plurality of clock signals.
[0029] One embodiment further comprises:
[0030] clocking a digital sampling mixer with the pulses.
[0031] In one embodiment, the pulses are overlapping.
[0032] In one embodiment, the pulses are non-overlapping.
BRIEF DESCRIPTION OF THE DRAWINGS
[0033] Figure 1 is a block diagram of a latch.
[0034] Figure 2 is a block diagram of a chain of latches.
[0035] Figure 3 is a block diagram of a chain of latches with gates added to the latch outputs to generate non-overlapping pulses.
[0036] Figure 4 is a graph of a three phase clock used to clock the chain of latches.
[0037] Figure 5 is a graph of the non-overlapping pulses output from the chain of latches, such as the one of Figure 4.
[0038] Figure 6 is a block diagram of a chain of latches with gates added to the latch outputs to generate overlapping pulses.
[0039] Figure 7 is a graph of a three phase clock used to clock the chain of latches.
[0040] Figure 8 is a graph of the overlapping pulses output from the chain of latches, such as the one of Figure 6.
[0041] Figure 9 is a graph of a five phase clock used to clock the chain of latches.
[0042] Figure 10 is a graph of the overlapping pulses output from the chain of latches, resulting from the five phase clock such as the one of Figure 9.
[0043] Figure 11 is a block diagram of a digital sampling mixer with the improved multiphase clock circuit.
DETAILED DESCRIPTION
[0044] Various embodiments use multiple copies of a lower frequency clock to activate switches at a rate much higher than the clock frequency.
[0045] An example of a digital sampling mixer is discussed in US Patent No.
7,028,070, incorporated by reference herein. Figure 11 shows a modified version of such a digital sampling mixer. A chain of gates (14) is the timing element that activates the sample and hold (SHA) circuits (11).
[0046] In the present technology, with a chain of latches, a signal propagates down the chain at a rate higher than the clock frequency of the clocks. If adjacent devices are gated together, a precisely timed series of pulses with time separations less than that of the clock is generated. A 'latch' is an electronic element with state. The state of the latch persists indefinitely if a certain control input is, for example, high, and copies an externally applied state if the control input is, for example, low.
[0047] An example latch element is shown in Figure 1. If 'G' is high, the output state
'Q' copies that of the input state 'D'. If 'G' is low, then the output state remains as it last was just prior to the 'G' input going low.
[0048] A chain of latches is created by connecting 'Q' to 'D' as shown in Figure 2:
[0049] A model demonstrates the operation of clocking a DSM with a multi-phase clock. The model of the latch is:
[0050] AQ Q 0 v=if V(G)>0 then
[0051] if V(D)>0 then 1 else -1
[0052] else
[0053] if V(Q)>0 then 1 else -1
[0054] Example with three clock phases and non-overlapping outputs
[0055] An embodiment further includes gates added to the Q outputs, as shown in
Figure 3.
[0056] A multi-phase clock is defined by these statements:
[0057] .param fa=500meg aa=l .0
[0058] VA A 0 *aa*sin(0)* sin(0 aa fa 0 0 0)
[0059] VB B 0 *aa*sin(2/3*pi)* sin(0 aa fa 0 0 120)
[0060] VC C 0 ·&&*8ίη(4/3*ρί)' sin(0 aa fa 0 0 240)
[0061] EGO GO 0 A 0 1
[0062] EG1 Gl 0 B 0 -1
[0063] EG2 G2 0 C 0 1
[0064] EG3 G3 0 A 0 -1
[0065] EG4 G4 0 B 0 1
[0066] EG5 G5 0 C 0 -1
[0067] EG6 G6 0 A 0 1
[0068] A,B,C are a three phase clock with 120° phase difference as shown in Figure 4. The clocks are connected in the sequence A, -B, C, -A, B, -C, etc where the minus sign indicates inversion. A signal falls through the latches at a rate of six times the clock as shown in Figure 5. Six non-overlapping pulses are generated for one cycle of the clock.
[0069] The advantage of the non-overlapping output version is that one sampling capacitor is connected at any one time. Consequently the load seen by the driving circuit is low, as it only every needs to drive one switch and capacitor.
[0070] In other embodiments, any odd number of clock phases is used. Other embodiments generate overlapping output pulses of any desired width.
[0071] Example with three clock phases and overlapping outputs
[0072] In Figure 6, the circuit gates are modified to "leap over" the latches. Any degree of overlapping pulses can be created:
[0073] A,B,C are a three phase clock with 120° phase difference as shown again in Figure 7. In Figure 8, six overlapping pulses are generated for one cycle of the clock.
[0074] The advantage of overlapping output is as follows. In an example, the SHA is a switch that turns on for nominally 1 nanosecond and then goes off, while at the same time the next switch comes on. The mathematical instant of sampling is, to a first order, the time when the switch turns off. At that time the charge is trapped and the sample has been taken. There is a second order effect. The on resistance of the switch and the value of the capacitor make a finite bandwidth, and this bandwidth limits the rate-of-change of the signal. Suppose the SHA has been at -1 volt and now must go to +lv. If the switch opens for 1 nanosecond the RC of the switch and capacitor may not be fast enough, the signal may be truncated by the switch going off, when the signal is part way up the exponential rise. Since only the moment of turning off the switch matters from the sample point of view, the switch can be allowed to stay on longer. But the rate of switch operation is maintained, rather than slowing down the whole circuit. So the solution is overlapping pulses. However, the driving device now sees more than one capacitor connected at any time and this presents a higher, more difficult to drive, load.
[0075] Example with five clock phases and overlapping outputs
[0076] The previous circuit has modified clocks as follows:
[0077] .param fa=500meg aa=l .0
[0078] VA A 0 *aa*sin(0)* sin(0 aa fa 0 0 0)
[0079] VB B 0 *aa*sin(2/5*pi)' sin(0 aa fa 0 0 72)
[0080] VC C 0 *aa*sin(4/5*pi)* sin(0 aa fa 0 0 144)
[0081] VD D 0 'aa*sin(6/5*pi)' sin(0 aa fa 0 0 216)
[0082] VE E 0 *aa*sin(8/5*pi)' sin(0 aa fa 0 0 288)
[0083] EGO GO 0 A 0 1
[0084] EG1 Gl 0 C 0 -1
[0085] EG2 G2 0 E 0 1
[0086] EG3 G3 0 B 0 -1
[0087] EG4 G4 0 D 0 1
[0088] EG5 G5 0 A 0 -1
[0089] EG6 G6 0 C 0 1
[0090] EG7 G7 0 E 0 -1
[0091] EG8 G8 0 B 0 1
[0092] EG9 G9 0 D 0 -1
[0093] A,B,C,D,E are a five phase clock with 72° phase difference as shown in Figure 9. Ten overlapping pulses are generated for one cycle of the clock. Figure 10 shows only seven, but the fact that ten occur in one cycle is evident. One cycle is 2 nanoseconds. In between the time indexes 10.0 nanoseconds and 11.2 nanoseconds, the leading edges of pulses occur, or 1 pulse leading edge every 0.2 nanoseconds. So (2 nanseconds / cycle) * (1 pulse leading edge / 0.2 nanoseconds) = (10 pulse leading edges / cycle).
[0094] Figure 11 shows an example digital sampling mixer with the present multiphase clocking technology.
[0095] Conclusion
[0096] Sampling pulses suitable to activate the sample and hold of a digital sampling mixer are generated for every phase of a multiphase clock. This is effective for odd numbers of phases where two times the number of phases of pulses occur in one cycle. The pulses are generated by a chain of latches, each connected to an appropriate phase of the clock, such that the data "falls through" on every phase rotation. A gate is connected
to detect the position of the changing data as it passes down the chain, described as follows.
[0097] When the "wave" of 1 's (or 0's) passing down the chain has reached any given position, the output the output will be Ί ' (or 'Ο'). Further down the chain is still '0' (or Ί ') since the 'wave' has not reached there yet. Therefore, the detection of a ' 1 ' (or 'Ο') at the local position in conjunction with a '0' (or ' 1 ') at the next adjacent position indices that a pulse is required now. The gate therefore is an AND gate with one input inverted (i.e. it creates a ' 1 ' when the input is "10". Conversely, another embodiment uses the negative edge and searches for a 0 locally and a 1 remaining at the next adjacent position. If the test is applied not at the immediately adjacent position then an
overlapping pulse results.
[0098] The gate output activates the sample and hold. The gate outputs may be single pulses or overlapping pulses depending on whether the gate inputs are adjacent or not.
Claims
We Claim: 1. An apparatus, comprising:
clock circuitry generating a plurality of clock signals having an odd number of clock signals being three or more, the plurality of clock signals having a common frequency, and a phase delay corresponding to the odd number of clock signals evenly separating the first plurality of clock signals;
a plurality of latches connected in series, wherein adjacent latches of the series are connected such that an output of a preceding latch of the adjacent latches in the series is connected to an input of a following latch of the adjacent latches in the series, the plurality of latches being clocked by the plurality of clock signals and inverted versions of the plurality of clock signals such that half of the phase delay separates clock signals of the preceding latch and the following latch of the adjacent latches in the series;
combinational logic coupled to outputs of the plurality of latches, the
combinational logic generating pulses at a rate of two times the odd number of clock signals times the common frequency of the plurality of clock signals.
2. The apparatus of claim 1, wherein the apparatus is a digital sampling mixer, and the pulses control sample and hold circuitry of the digital sampling mixer.
3. The apparatus of claim 1, wherein the pulses are overlapping.
4. The apparatus of claim 1, wherein the pulses are non-overlapping.
5. A method, comprising:
clocking series-connected latches, with a plurality of clock signals having an odd number of clock signals being three or more and with inverted versions of the clock signals, the plurality of clock signals having a common frequency, and a phase delay corresponding to the odd number of clock signals evenly separating the first plurality of clock signals; and generating pulses from the series-connected latches at a rate of two times the odd number of clock signals times the common frequency of the plurality of clock signals.
6. The method of claim 5, further comprising:
clocking a digital sampling mixer with the pulses.
7. The method of claim 5, wherein the pulses are overlapping.
8. The method of claim 5, wherein the pulses are non-overlapping.
9. An apparatus, comprising:
clock circuitry generating a plurality of clock signals having an even number of clock signals being four or more, the plurality of clock signals having a common frequency, and a phase delay corresponding to the even number of clock signals evenly separating the first plurality of clock signals;
a plurality of latches connected in series, wherein adjacent latches of the series are connected such that an output of a preceding latch of the adjacent latches in the series is connected to an input of a following latch of the adjacent latches in the series, the plurality of latches being clocked by the plurality of clock signals such that the phase delay separates clock signals of the preceding latch and the following latch of the adjacent latches in the series;
combinational logic coupled to outputs of the plurality of latches, the
combinational logic generating pulses at a rate of the even number of clock signals times the common frequency of the plurality of clock signals.
10. The apparatus of claim 9, wherein the apparatus is a digital sampling mixer, and the pulses control sample and hold circuitry of the digital sampling mixer.
11. The apparatus of claim 9, wherein the pulses are overlapping.
12. The apparatus of claim 9, wherein the pulses are non-overlapping.
13. A method, comprising:
clocking series-connected latches, with a plurality of clock signals having an even number of clock signals being four or more, the plurality of clock signals having a common frequency, and a phase delay corresponding to the even number of clock signals evenly separating the first plurality of clock signals; and
generating pulses from the series-connected latches at a rate of two times the even number of clock signals times the common frequency of the plurality of clock signals.
14. The method of claim 13, further comprising:
clocking a digital sampling mixer with the pulses.
15. The method of claim 13, wherein the pulses are overlapping.
16. The method of claim 13, wherein the pulses are non-overlapping.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US12/683,182 US7902877B1 (en) | 2009-12-11 | 2010-01-06 | Digital sampling mixer with multiphase clocks |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US28590009P | 2009-12-11 | 2009-12-11 | |
US61/285,900 | 2009-12-11 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/683,182 Continuation US7902877B1 (en) | 2009-12-11 | 2010-01-06 | Digital sampling mixer with multiphase clocks |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2011071546A1 true WO2011071546A1 (en) | 2011-06-16 |
Family
ID=44145841
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2010/020155 WO2011071546A1 (en) | 2009-12-11 | 2010-01-05 | Digital sampling mixer with multiphase clocks |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2011071546A1 (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010030565A1 (en) * | 2000-04-04 | 2001-10-18 | Matsushita Electric Industrial Co., Ltd. | Multiphase clock generator and selector circuit |
JP2001318731A (en) * | 2000-05-12 | 2001-11-16 | Matsushita Electric Ind Co Ltd | Multi-phase clock generation circuit |
JP2004056717A (en) * | 2002-07-24 | 2004-02-19 | Renesas Technology Corp | Semiconductor device, system board and multi-phase clock generating circuit |
KR20060044539A (en) * | 2004-09-16 | 2006-05-16 | 후지쯔 가부시끼가이샤 | Multiphase clock generator circuit |
-
2010
- 2010-01-05 WO PCT/US2010/020155 patent/WO2011071546A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20010030565A1 (en) * | 2000-04-04 | 2001-10-18 | Matsushita Electric Industrial Co., Ltd. | Multiphase clock generator and selector circuit |
JP2001318731A (en) * | 2000-05-12 | 2001-11-16 | Matsushita Electric Ind Co Ltd | Multi-phase clock generation circuit |
JP2004056717A (en) * | 2002-07-24 | 2004-02-19 | Renesas Technology Corp | Semiconductor device, system board and multi-phase clock generating circuit |
KR20060044539A (en) * | 2004-09-16 | 2006-05-16 | 후지쯔 가부시끼가이샤 | Multiphase clock generator circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5245231A (en) | Integrated delay line | |
KR100562655B1 (en) | Driving limitation filter in semiconductor memory device and its method | |
TWI393096B (en) | Data driver circuit and delay-locked loop circuit | |
US7522084B2 (en) | Cycle time to digital converter | |
US8411804B2 (en) | Digital demodulation of pulse-width modulated signals | |
US9081061B1 (en) | Scan flip-flop | |
US8836417B2 (en) | Charge-domain filter and method thereof and clock generator | |
EP3675115A1 (en) | Shift register, driving method therefor, gate driving circuit and display apparatus | |
CN113257205A (en) | Grid driving circuit and display panel | |
US8384460B1 (en) | Techniques for phase adjustment | |
CN112130617A (en) | Clock dynamic switching circuit | |
US7902877B1 (en) | Digital sampling mixer with multiphase clocks | |
KR20080101495A (en) | Clock switching circuit | |
WO2011071546A1 (en) | Digital sampling mixer with multiphase clocks | |
KR101119903B1 (en) | Timing generation circuit | |
CN106788345B (en) | Ramp signal generator using resistance structure | |
JP2663397B2 (en) | Voltage controlled oscillator circuit and signal detector using the same | |
CN114995092B (en) | Time-to-digital conversion circuit | |
CN108491104B (en) | Grid driving circuit and touch display panel | |
EP1987644B1 (en) | Data communication method, data transmission and reception device and system | |
KR100373979B1 (en) | Phase modulation circuit | |
RU2300170C1 (en) | Phase-frequency detector | |
US6369628B1 (en) | Phase alignment circuit for periodic signals | |
US20070001737A1 (en) | System and method of generating a clock cycle having an asymmetric duty cycle | |
CN220254486U (en) | Non-overlapping clock circuit, modulation circuit and chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 10836330 Country of ref document: EP Kind code of ref document: A1 |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
122 | Ep: pct application non-entry in european phase |
Ref document number: 10836330 Country of ref document: EP Kind code of ref document: A1 |