WO2008142750A1 - 演算ユニット、プロセッサ及びプロセッサアーキテクチャ - Google Patents
演算ユニット、プロセッサ及びプロセッサアーキテクチャ Download PDFInfo
- Publication number
- WO2008142750A1 WO2008142750A1 PCT/JP2007/060161 JP2007060161W WO2008142750A1 WO 2008142750 A1 WO2008142750 A1 WO 2008142750A1 JP 2007060161 W JP2007060161 W JP 2007060161W WO 2008142750 A1 WO2008142750 A1 WO 2008142750A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- processor
- pipe line
- calculation unit
- calculation
- architecture
- Prior art date
Links
- 230000001360 synchronised effect Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30003—Arrangements for executing specific machine instructions
- G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
- G06F9/3001—Arithmetic instructions
- G06F9/30014—Arithmetic instructions with variable precision
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3836—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution
- G06F9/3853—Instruction issuing, e.g. dynamic instruction scheduling or out of order instruction execution of compound instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
- G06F9/3875—Pipelining a single stage, e.g. superpipelining
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Advance Control (AREA)
- Complex Calculations (AREA)
Abstract
Priority Applications (6)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN200780052666A CN101689108A (zh) | 2007-05-17 | 2007-05-17 | 运算单元、处理器和处理器体系结构 |
JP2009515020A JP5126226B2 (ja) | 2007-05-17 | 2007-05-17 | 演算ユニット、プロセッサ及びプロセッサアーキテクチャ |
EP07743596A EP2148272B1 (en) | 2007-05-17 | 2007-05-17 | Calculation unit, processor, and processor architecture |
KR1020097019456A KR101190937B1 (ko) | 2007-05-17 | 2007-05-17 | 연산 유닛, 프로세서 및 프로세서 아키텍처 |
PCT/JP2007/060161 WO2008142750A1 (ja) | 2007-05-17 | 2007-05-17 | 演算ユニット、プロセッサ及びプロセッサアーキテクチャ |
US12/618,954 US8281113B2 (en) | 2007-05-17 | 2009-11-16 | Processor having ALU with dynamically transparent pipeline stages |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/JP2007/060161 WO2008142750A1 (ja) | 2007-05-17 | 2007-05-17 | 演算ユニット、プロセッサ及びプロセッサアーキテクチャ |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/618,954 Continuation US8281113B2 (en) | 2007-05-17 | 2009-11-16 | Processor having ALU with dynamically transparent pipeline stages |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2008142750A1 true WO2008142750A1 (ja) | 2008-11-27 |
Family
ID=40031477
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/JP2007/060161 WO2008142750A1 (ja) | 2007-05-17 | 2007-05-17 | 演算ユニット、プロセッサ及びプロセッサアーキテクチャ |
Country Status (6)
Country | Link |
---|---|
US (1) | US8281113B2 (ja) |
EP (1) | EP2148272B1 (ja) |
JP (1) | JP5126226B2 (ja) |
KR (1) | KR101190937B1 (ja) |
CN (1) | CN101689108A (ja) |
WO (1) | WO2008142750A1 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5849962B2 (ja) * | 2010-10-29 | 2016-02-03 | 日本電気株式会社 | 署名処理装置 |
Families Citing this family (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5480793B2 (ja) * | 2010-12-10 | 2014-04-23 | 株式会社日立製作所 | プログラマブルコントローラ |
US8804764B2 (en) | 2010-12-21 | 2014-08-12 | International Business Machines Corporation | Data path for data extraction from streaming data |
US20120198213A1 (en) * | 2011-01-31 | 2012-08-02 | International Business Machines Corporation | Packet handler including plurality of parallel action machines |
GB2537523B (en) * | 2014-09-30 | 2017-09-27 | Imagination Tech Ltd | Multimode variable length execution pipeline |
CN107357561A (zh) * | 2017-05-17 | 2017-11-17 | 苏州大学 | 基于sdr的面向物联网的asip架构及设计方法 |
US11132233B2 (en) * | 2018-05-07 | 2021-09-28 | Micron Technology, Inc. | Thread priority management in a multi-threaded, self-scheduling processor |
CN110728364A (zh) * | 2018-07-17 | 2020-01-24 | 上海寒武纪信息科技有限公司 | 一种运算装置和运算方法 |
CN110045989B (zh) * | 2019-03-14 | 2023-11-14 | 合肥雷芯智能科技有限公司 | 一种动态切换式低功耗处理器 |
CN110597622A (zh) * | 2019-08-13 | 2019-12-20 | 欣扬电脑股份有限公司 | 多节点异质运算装置及多节点异质运算*** |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54143036A (en) * | 1978-04-28 | 1979-11-07 | Toshiba Corp | Decentralized addition and subtraction system |
JPS60123930A (ja) * | 1983-12-09 | 1985-07-02 | Hitachi Ltd | 高速演算方式 |
JPH04238533A (ja) * | 1991-01-23 | 1992-08-26 | Hitachi Ltd | パイプライン制御方法を使用した演算器 |
JP2003216416A (ja) * | 2002-01-25 | 2003-07-31 | Ando Electric Co Ltd | 論理演算回路 |
JP2004102988A (ja) | 1999-08-30 | 2004-04-02 | Ip Flex Kk | データ処理装置 |
JP2005011324A (ja) * | 2003-06-12 | 2005-01-13 | Arm Ltd | データ処理装置を使用する場合のフレキシビリティの改善 |
WO2005091130A2 (en) | 2004-03-10 | 2005-09-29 | Koninklijke Philips Electronics N.V. | Instruction pipeline |
US20050251645A1 (en) | 1998-03-31 | 2005-11-10 | Patrice Roussel | Method and apparatus for staggering execution of an instruction |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3144859B2 (ja) * | 1991-12-04 | 2001-03-12 | 沖電気工業株式会社 | 算術論理演算装置 |
US5619664A (en) * | 1994-01-04 | 1997-04-08 | Intel Corporation | Processor with architecture for improved pipelining of arithmetic instructions by forwarding redundant intermediate data forms |
NZ516680A (en) * | 1999-08-30 | 2004-01-30 | Ip Flex Inc | Program product for specifying an input and/or output interface of a processing unit independently of the timing of execution of the processing unit |
EP1261910A2 (en) * | 2000-03-08 | 2002-12-04 | Sun Microsystems, Inc. | Vliw computer processing architecture having a scalable number of register files |
JP2004062281A (ja) * | 2002-07-25 | 2004-02-26 | Nec Micro Systems Ltd | パイプライン演算処理装置及びパイプライン演算制御方法 |
US7047397B2 (en) * | 2002-09-13 | 2006-05-16 | Intel Corporation | Method and apparatus to execute an instruction with a semi-fast operation in a staggered ALU |
US7797363B2 (en) | 2004-04-07 | 2010-09-14 | Sandbridge Technologies, Inc. | Processor having parallel vector multiply and reduce operations with sequential semantics |
US7076682B2 (en) * | 2004-05-04 | 2006-07-11 | International Business Machines Corp. | Synchronous pipeline with normally transparent pipeline stages |
WO2006092792A2 (en) * | 2005-03-02 | 2006-09-08 | Mplicity Ltd. | Efficient machine state replication for multithreading |
US20060253659A1 (en) * | 2005-05-05 | 2006-11-09 | International Business Machines Corporation | Method and virtual port register array for implementing shared access to a register array port by multiple sources |
WO2008012874A1 (fr) * | 2006-07-25 | 2008-01-31 | National University Corporation Nagoya University | Dispositif de traitement d'opération |
-
2007
- 2007-05-17 EP EP07743596A patent/EP2148272B1/en not_active Not-in-force
- 2007-05-17 WO PCT/JP2007/060161 patent/WO2008142750A1/ja active Application Filing
- 2007-05-17 JP JP2009515020A patent/JP5126226B2/ja not_active Expired - Fee Related
- 2007-05-17 KR KR1020097019456A patent/KR101190937B1/ko not_active IP Right Cessation
- 2007-05-17 CN CN200780052666A patent/CN101689108A/zh active Pending
-
2009
- 2009-11-16 US US12/618,954 patent/US8281113B2/en not_active Expired - Fee Related
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS54143036A (en) * | 1978-04-28 | 1979-11-07 | Toshiba Corp | Decentralized addition and subtraction system |
JPS60123930A (ja) * | 1983-12-09 | 1985-07-02 | Hitachi Ltd | 高速演算方式 |
JPH04238533A (ja) * | 1991-01-23 | 1992-08-26 | Hitachi Ltd | パイプライン制御方法を使用した演算器 |
US20050251645A1 (en) | 1998-03-31 | 2005-11-10 | Patrice Roussel | Method and apparatus for staggering execution of an instruction |
JP2004102988A (ja) | 1999-08-30 | 2004-04-02 | Ip Flex Kk | データ処理装置 |
JP2003216416A (ja) * | 2002-01-25 | 2003-07-31 | Ando Electric Co Ltd | 論理演算回路 |
JP2005011324A (ja) * | 2003-06-12 | 2005-01-13 | Arm Ltd | データ処理装置を使用する場合のフレキシビリティの改善 |
WO2005091130A2 (en) | 2004-03-10 | 2005-09-29 | Koninklijke Philips Electronics N.V. | Instruction pipeline |
Non-Patent Citations (1)
Title |
---|
See also references of EP2148272A4 |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5849962B2 (ja) * | 2010-10-29 | 2016-02-03 | 日本電気株式会社 | 署名処理装置 |
Also Published As
Publication number | Publication date |
---|---|
JP5126226B2 (ja) | 2013-01-23 |
CN101689108A (zh) | 2010-03-31 |
KR20100005035A (ko) | 2010-01-13 |
KR101190937B1 (ko) | 2012-10-12 |
US20100058030A1 (en) | 2010-03-04 |
EP2148272A1 (en) | 2010-01-27 |
EP2148272A4 (en) | 2011-03-09 |
US8281113B2 (en) | 2012-10-02 |
JPWO2008142750A1 (ja) | 2010-08-05 |
EP2148272B1 (en) | 2012-08-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2008142750A1 (ja) | 演算ユニット、プロセッサ及びプロセッサアーキテクチャ | |
WO2007100916A3 (en) | Systems, methods, and media for outputting a dataset based upon anomaly detection | |
WO2007029168A3 (en) | Asynchronous ripple pipeline | |
WO2007002408A3 (en) | Computer processor pipeline with shadow registers for context switching, and method | |
WO2005101190A3 (en) | Processor having parallel vector multiply and reduce operations with sequential semantics | |
GB2481567A (en) | Unpacking packed data in multiple lanes | |
TW200710800A (en) | Shift register for display device and display device including a shift register | |
WO2005088454A3 (en) | Processing pipeline with progressive cache | |
TW200709169A (en) | Bidirectional shift register | |
TW200707285A (en) | Algebraic single instruction multiple data processing | |
AU2012266292A8 (en) | An exercise device | |
WO2012087518A3 (en) | Charge pump system that dynamically selects number of active stages | |
WO2007095397A3 (en) | Programmable processing unit | |
WO2006135820A3 (en) | Early hash join | |
WO2008002822A3 (en) | Mulptiplying two numbers | |
WO2007139696A3 (en) | Exceptions grouping | |
WO2008027567A3 (en) | Integral parallel machine | |
WO2009141612A3 (en) | Improvements relating to data processing architecture | |
TW200707359A (en) | Flat panel display, display driving apparatus thereof and shift register thereof | |
WO2008094961A3 (en) | Clock circuitry architecture to improve electro-magnetic compatibility and optimize peak of currents in micro-controller | |
WO2011148359A3 (en) | Parallel mash delta sigma modulator | |
WO2005103889A3 (en) | Methods and apparatus for multi-processor pipeline parallelism | |
TW200604931A (en) | Arithmetic circuit with balanced logic levels for low-power operation | |
WO2011119801A3 (en) | Sequential layout builder architecture | |
DE502008000800D1 (de) | Brennstoffzellenanordnung |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 200780052666.X Country of ref document: CN |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 07743596 Country of ref document: EP Kind code of ref document: A1 |
|
ENP | Entry into the national phase |
Ref document number: 2009515020 Country of ref document: JP Kind code of ref document: A |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020097019456 Country of ref document: KR |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2007743596 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |