WO2007079098A2 - A novel method of frequency synthesis for fast switching - Google Patents
A novel method of frequency synthesis for fast switching Download PDFInfo
- Publication number
- WO2007079098A2 WO2007079098A2 PCT/US2006/049330 US2006049330W WO2007079098A2 WO 2007079098 A2 WO2007079098 A2 WO 2007079098A2 US 2006049330 W US2006049330 W US 2006049330W WO 2007079098 A2 WO2007079098 A2 WO 2007079098A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- frequency
- signal
- digital frequency
- synthesizer
- digital
- Prior art date
Links
- 238000000034 method Methods 0.000 title description 11
- 230000015572 biosynthetic process Effects 0.000 title description 2
- 238000003786 synthesis reaction Methods 0.000 title description 2
- 238000004891 communication Methods 0.000 claims description 7
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 claims 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 claims 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 claims 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 claims 1
- 238000013461 design Methods 0.000 abstract description 10
- 238000010586 diagram Methods 0.000 description 8
- 230000008901 benefit Effects 0.000 description 5
- 239000013078 crystal Substances 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 238000012935 Averaging Methods 0.000 description 3
- 238000005516 engineering process Methods 0.000 description 3
- 238000001914 filtration Methods 0.000 description 3
- 230000001413 cellular effect Effects 0.000 description 2
- 230000008859 change Effects 0.000 description 2
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 2
- 238000010295 mobile communication Methods 0.000 description 2
- 238000004140 cleaning Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000000737 periodic effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 238000000926 separation method Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/16—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop
- H03L7/18—Indirect frequency synthesis, i.e. generating a desired one of a number of predetermined frequencies using a frequency- or phase-locked loop using a frequency divider or counter in the loop
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/02—Digital function generators
- G06F1/022—Waveform generators, i.e. devices for generating periodical functions of time, e.g. direct digital synthesizers
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
- G06F7/602—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using delta-sigma sequences
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K21/00—Details of pulse counters or frequency dividers
Definitions
- the present application generally relates to communication circuits and systems and more specifically to frequency synthesizers using a novel open-loop generation method. More particularly, the present application relates to frequency synthesizers capable of fast switching, frequency synthesizers capable of providing precise, high frequency clock references, and/or frequency synthesizers for use in communication equipment.
- RF radio frequency
- frequency synthesizers are utilized to provide a frequency source for a number of communication channels.
- conventional frequency synthesizers have employed integer or fractional phase locked loops (PLLs) to generate a frequency signal.
- PLL-based frequency synthesizers utilize a phase locked loop comprised of a loop filter, a comparator circuit, and a voltage controlled oscillator. These conventional PLL-based frequency synthesizers also have used dithering, and delta-si gma dithering methods to generate the fractional frequencies.
- the oscillator has a control input coupled to the loop filter.
- the output of the comparator circuit is coupled to the loop filter.
- a first input of the comparator circuit is coupled to an integer divider and a delta-sigma averaging circuit.
- a second input of the comparator circuit is coupled to a reference signal.
- the combination of the integer divider and the delta-sigma averaging circuit constitute a fractional divider.
- the reference frequency signal can be generated from a crystal or other device.
- a delta-sigma fractional synthesizer is disclosed in U.S. Patent 4,609,881 issued to Wells on September 2, 1986. [0004] Generally, such PLL-based frequency synthesizers are disadvantageous because they cannot be readily integrated on digital integrated circuits (ICs or chips).
- PLL-based frequency synthesizers require more expensive process technologies and are not compatible with the same CMOS technology that is used for base band and other digital control circuitry. As process technologies shrink in size, it becomes even more desirous to provide a radio architecture which is compatible with CMOS processes.
- U.S. Patent Publication No. 2004/0066240 discusses certain advantages of migrating to digitally intensive synthesizer architectures.
- the frequency synthesizer In communication applications, the frequency synthesizer must often be capable of producing precise, high frequency clock references.
- most conventional synthesizers have utilized analog intensive designs to achieve precise, high frequency clock referenc.es. These conventional analog designs cannot take advantage of the digital processing capability inherent in advanced CMOS logic devices.
- An exemplary embodiment relates to a digital frequency synthesizer.
- the digital frequency synthesizer includes at least one source for providing a plurality of digital frequency signals, a plurality of switches, and a control circuit. Each of the digital frequency signals is provided at a distinct frequency.
- the switches are coupled to receive the digital frequency signals.
- the control circuit is coupled to the switches and controls the switches to select the digital frequency signals to provide an output signal.
- the output frequency is the average of the digital frequency sources — as determined by a dithering sequence. For example, if Tone 1 is 890 MHz and Tone 2 is 900 MHz, and if the dithering sequence is Tonel, Tone2, Tonel,
- Tone2 then the output frequency is 895 MHz.
- the dithering sequence is Tonel, Tonel, Tonel, Tone2
- the output frequency is 892.5 MHz.
- the dithering sequence and the tone frequencies determine the final output frequency.
- This dithering sequence can be performed by a control circuit embodied as a' sigma delta modulator, or any other dithering sequence generator.
- An exemplary structure for a dithering sequence generator is in U.S. Patent 4,609,881.
- the digital frequency synthesizer includes a frequency multiplier, a delta-sigma or other dithering circuit, and a fractional input.
- the frequency multiplier has a clock input, a second input, and a multiplier output.
- the multiplier receives a clock signal at the clock input and provides a frequency signal at the multiplier output that is the input clock frequency times the multiplication number as set by the second input.
- the delta-sigma or other dithering circuit has a dithering output that provides a signal representing an "integer+fraction" for the desired multiplication.
- the delta-si gma/dithering output is coupled to the second input.
- the fractional input is coupled to the delta-sigma or other dithering circuit input.
- the fractional input provides an input signal that represents the fraction factor by which one wants the input clock frequency to be multiplied.
- Still another exemplary embodiment relates to a digital frequency synthesizer.
- the digital frequency synthesizer includes a frequency source for providing a first signal at a first frequency, a frequency multiplier for receiving the first signal and providing a second signal at a second frequency, and a variable frequency divider.
- the digital frequency synthesizer also includes a delta-sigma modulator or any other dithering circuit.
- the second frequency is at a fixed multiple of the first frequency.
- the frequency divider receives the second signal and provides a third signal having an average third frequency.
- the average third frequency is less than the second frequency.
- the delta-sigma modulator or other dithering circuit controls the divider so that the third frequency is the average of a dithering sequence from the dithering circuit.
- An exemplary embodiment relates to a signal source.
- the signal source includes a digital frequency synthesizer for providing a frequency signal and a phase lock loop cleanup circuit.
- the phase lock loop clean-up circuit is coupled to receive the frequency signal and provide a clean-up frequency signal.
- the digital frequency synthesizer can utilize: 1. at least one digital frequency source, switches and a dithering control circuit controlling the switches; 2. a frequency multiplier and a dithering circuit coupled to the multiplier to provide an output signal at a frequency related to an integer plus a fraction; 3. a single digital frequency source capable of providing a sequence of frequency signals at distinct frequencies; or 4. a frequency multiple and variable frequency divider.
- Another exemplary embodiment relates to a digital frequency synthesizer including at least one digital frequency source for providing a plurality of digital frequency signals and a control circuit.
- the digital frequency signals are provided at distinct frequencies.
- the control circuit controls the digital frequency source to provide an output signal having an average frequency at a first frequency. The average frequency being within a range of the distinct frequencies.
- FIGURE 1 is an electrical schematic block diagram of a digital .frequency synthesizer in accordance with an exemplary embodiment
- FIGURE 2 is a more detailed block diagram of the controller illustrated in
- FIGURE 1 in accordance with another exemplary embodiment
- FIGURE 3 is a waveform diagram of two waveforms associated with the synthesizer illustrated in FIGURE 1 in accordance with an exemplary embodiment
- FIGURE 4 is a waveform diagram of two waveforms associated with the synthesizer illustrated in FIGURE 1 in accordance with yet another exemplary embodiment
- FIGURE 5 is an electrical schematic block diagram of a digital frequency synthesizer in accordance with yet another exemplary embodiment
- FIGURE 6 is an electrical schematic block diagram of a frequency synthesizer in accordance with still another exemplary embodiment
- FIGURE 7 is an electrical schematic block diagram of a frequency synthesizer and a PLL circuit for cleaning output signals provided by the frequency synthesizers illustrated in any of FIGURES 1, 4, or 5 in accordance with still yet another exemplary embodiment.
- FIGURE 8 is an electrical schematic block diagram of a digital frequency synthesizer in accordance with an exemplary embodiment.
- a digital frequency synthesizer 10 can be utilized in any application requiring the generation of a frequency signal, such as, a high frequency signal.
- frequency synthesizer 10 is a non-phase locked loop (PLL) based synthesizer that can be utilized in communication applications, such as, wireless communication applications (e.g., cellular phone applications).
- Synthesizer 10 includes a number of frequency sources 12A-D. a controller 16, and switches 14A-D.
- synthesizer 10 is used for modulation (e.g., wideband modulation) [0023]
- sources 12A-D and switches 14A-D are in a one-to-one relationship.
- the number of sources 12A-D can be any number from two to n, and the number of switches 14A-D can be any number from two to n. Preferably, at least 2 number of sources 12A-D and switches 14A-D are utilized depending upon application parameters and system criteria.
- Switches 14A-D are preferably solid-state switches such as CMOS devices. Switches 14A-D can also be implemented as a multiplexer.
- Frequency sources 12A-D have outputs coupled to each of switches 14A-D.
- Switches 14A-D have an output coupled to output 18 which is coupled to controller 16.
- Controller 16 has an output coupled to a control input of each of switches 14A-D via control lines 14A-D.
- Sources 12A-D can be implemented as any type of frequency sources such as integer or fractional PLLs, Clock multipliers, or multiplying DLLs.
- sources 12A-D are digital delay locked loops (DLLS).
- Digital delay locked loops can be implemented as conventional DLLs .
- frequency sources 12A-D are implemented by one delay locked loop with a programmable multiplier. This is a preferred implementation since one can recognize from FIGURE 1 that when a particular switch is on, all the other switches are off. As an example, if switch 14A connected to source 12A is on, then switches 14B, 14C, 14D are all off. This means that the sources 12B, 12C, and 12D need not be on. Thus, the amount of hardware in the implementation may be reduced considerably .by implementing a single frequency agile source which can generate signals associated with sources 12A, 12B, 12C, 12D as needed and as determined by the switches 14A to 14D.
- frequency synthesizer 500 includes, a single frequency source structure 502 (e.g., single source), such as, a multiplying DLL (integer or fractional).
- Source 502 provides the signals associated with sources 12A-D.
- switches 14A-D are not necessary.
- a controller 526 similar to controller 16 described in more detail below can be utilized to cause structure 502 of synthesizer 500 to provide the appropriate sequence of signals.
- the sequence of signals preferably have an average frequency within the range of the signals provided by source 502. Controller 526 can receive a fraction value at input 528.
- frequency sources 12A-D advantageously provide a set of n precise frequency signals.
- the desired frequency for a signal at output 18 is somewhere within the set of n precise frequencies.
- the desired frequency is variable and can change to any frequency within the set of n precise frequencies.
- the desired frequency can be 905MHz and frequencies from sources 12A-D can be 890MHz , 900MHz, 910MHz, and 920MHz, respectively.
- the set of sources of 902 MHz, 904 MHz, 906 MHz, 908 MHz with the appropriate dithering between them will also result in 905 MHz.
- the advantage of placing the tones closer to each other is that the resulting output phase noise, or jitter is considerably reduced.
- the tones can be spaced equally apart from neighboring tones in one embodiment. In another embodiment, the tones are not spaced apart equally from neighboring tones.
- Controller 16 preferably controls individual switches of switches 14A-D over time so that the output signal with the desired frequency is provided at output 18. Controller 16 can receive a fraction factor from a fraction input 15. The fraction factor is used by controller 16 to control switches 14A-D to obtain the desired frequency. Controller 16 advantageously chooses the appropriate combination of frequency sources 12A-D over time via control lines 14A-D so that the desired frequency is obtained. Preferably, synthesizer 10 operates as essentially a variable clock signal source which jitters around the desired frequency as shown in FIGURES 3 and 4.
- Synthesizer 10 can be a frequency synthesizer for use in a cellular phone. Synthesizer 10 advantageously allows very fast switching between frequencies and avoids the disadvantages associated with feedback loops.
- the rate of switching between switches 14A-D can be at a relatively low rate, e.g., at crystal frequency.
- output 18 can be coupled to controller 16 as in FIGURE 1 to provide a much higher switching rate. Applicants believe that a faster switching rate for controller 16 and hence switches 14A-D results in a reduced noise floor.
- a frequency divider can be disposed between the output 18 and the controller 16 in order to reduce the rate at which controller 16 operates.
- Fraction input 23 provides controller 16 the appropriate fraction for providing the desired frequency at output 18.
- Input 23 is similar to input 15 (FIGURE 1).
- the fraction can be provided by a variety of circuits, controllers, etc.
- Controller 16 generates the appropriate sequence on outputs 2OA, 2OB, 2OC, and 2OD to achieve the frequency associated with the fraction (e.g., integer+fraction) provided by fraction input 23.
- synthesizer 10 can have a very high bandwidth due to the lack of the feedback loop.
- Synthesizer 10 can operate as an open loop system without the use of feedback loops as in a standard PLL implementation.
- Synthesizer 10 preferably operates as a completely digital frequency source and is capable of being integrated in an all digital CMOS process. This feature in addition to the relatively small die size required for synthesizer 10 makes it very attractive for digital and analog integration.
- controller 16 is implemented as a delta-sigma modulator or other dithering circuit.
- the delta-sigma modulator receives an indication of the desired frequency and provides a sequence of signals on control lines 14A-D to effect generation of the desired frequency signal.
- An exemplary implementation of the delta-sigma modulator is in U.S. patent 4,609,881.
- the output of the delta-sigma modulator (or any dithering circuit) is a sequence of numbers that change at the clock rate.
- the input of the delta-sigma modulator (or any dithering circuit) is a fraction — for example, .3333.
- the property of the delta-sigma modulator is that the average of the sequence will be the input fraction.
- the output is preferably integer numbers.
- Frequency dividers or m ⁇ ltipliers generally can be made only as integer dividers or multipliers.
- the output sequence can be 0, 2, -1, 1, 0, 0, -2, 3, 0, and so on.
- the average of the sequence is .3333.
- Another property of the delta-sigma modulator is that the sequence repeats only after a very long period. Thus, we obtain a pseudo-random source and the jitter or noise at the output will not have spurious tones (since these spurious tones are caused by any periodic repetition in the dithering sequence).
- Controller 16 can be implemented as a delta-sigma modulator using standard architecture implemented on a CMOS process. Applicants believe that synthesizer 10 advantageously splits up the two functions associated with the conventional fractional-N PLL circuit (the two functions are that of tone generation, and noise filtering).
- the architecture for synthesizer 10 uses digital implementation for frequency selection and uses a PLL for filtering of the output signal. This can also be viewed as a jitter removal circuit or clean-up PLL. This clean-up PLL may not be required in all applications. Applicants believe that only applications with very stringent phase noise requirements will require the clean-up PLL. Clean-up phase locked loop 34 is discussed with reference to FIGURE 7.
- synthesizer 10 provides an output signal 202.
- Output signal 202 can be frequency averaged to provide output signal 206, if necessary for the specific application.
- the averaging of the frequency of the signal 202 can be performed utilizing a clean up phase locked loop such as clean up phase locked loop 348 discussed with reference to FIGURE 7.
- Signal 202 is generated by selecting frequency sources 12A-D. As can be seen in the example, signal 202 has 8 pulses across the same time that signal 206 has 8 pulses. However, the pulses of signal 202 -do not have the same period between them. [0039] Signal 202 has pulse widths (or, equivalently, pulse frequency) that can be switched at each pulse. In this embodiment, the frequency of signal 202 can be changed on a pulse-byrpulse basis. Alternatively, controller 16 can control switches 14A-D at every nth pulse of the output clock.
- signal 208 represents the signal at output 18.
- Signal 208 is provided in a synthesizer 10 configured so that controller 16 only selects switches 14A-D every 5 pulses, as an example.
- Signal 210 is an average or cleaned up version of signal 208 using phase locked loop 348 (FIGURE 7).
- a digital frequency synthesizer 300 is similar to digital frequency synthesizer 10 and achieves similar advantages. Synthesizer 300 can be utilized to generate signals 202 and 208.
- Synthesizer 300 includes a clock frequency multiplier 306, a dithering circuit (e.g., delta-sigma modulator 302), and a fractional input 304.
- Multiplier 306 receives a reference signal (CLK) at an input.
- CLK reference signal
- the reference signal can be provided from any frequency source, such as a DLL, crystal oscillator circuit, etc.
- Multiplier 306 also includes an input for receiving a signal from a dithering circuit or (e.g., delta-sigma modulator 302).
- Dithering circuit or modulator 302 provides a signal to multiplier 306 through sum circuit 307.
- Sum circuit 307 receives an integer from integer input 309.
- Sum circuit 307 adds the integer from input 309 to the fractional value from modulator 302.
- the integer is a suitable stable integer number so that the desired frequency output signal is provided at its output.
- the dithering circuit or delta sigma modulator 302 provides a sequence of integer numbers whose average represents the fraction provided by input 304. Each number in the sequence is added to the integer number which is then fed as input the clock frequency multiplier 306.
- synthesizer 300 is able to generate the signals 202 or 208.
- Dithering/delta-sigma modulator circuits are discussed in more detail above with reference to FIGURE 2.
- Dithering circuit or delta-sigma modulator 302 can be clocked by the output signal from multiplier 306 or via an external clock signal.
- a fraction input 304 provides the appropriate fractional input for delta-sigma modulator 302.
- a frequency synthesizer 318 is similar to synthesizer 10 and can achieve similar advantages.
- Synthesizer 318 includes a frequency source 322, such as a crystal oscillator circuit.
- Synthesizer 318 also includes a frequency multiplier 3.26, a dithering circuit or delta-sigma modulator 320, a fractional input 321 and a frequency divider (or counter) 328.
- Synthesizer 318 also can include an integer input 329 and a sum circuit 327.
- Divider 328 provides an output signal at a desired frequency.
- Dithering circuit e.g., delta-sigma modulator 320
- Sum circuit adds the fractional output from modulator 320 to the integer from input 329.
- Dithering circuit/delta-sigma modulator 320 controls divider 328 so that divider ⁇ 328 provides the output signal at the desired frequency.
- multiplier 326 is an integer multiplier. For example, if the required output frequency is 900 MHz, then in one implementation, the multiplier 326 preferably multiplies the signal from crystal 322 to a very high frequency such as approximately 9 GHz.
- Divider 328 divides the signal down to a desired frequency such as 905MHz. This • is accomplished by dithering (or delta-sigma modulating) the divider input so that the desired frequency and jitter is present at the output.
- the functionality is very similar to synthesizer 300 (described above), except for the fact that a clock multiplier is used to generate the signals 202 or 208, while in synthesizer 318, a frequency divider is used to generate signals 202 or 208.
- multiplier 326 is a fixed multiplier and divider 328 is a variable divider controlled by a dithering circuit (e.g., delta-sigma modulator 320).
- Modulator 320 receives a signal to set the division for divider 328 from circuit 321.
- digital frequency synthesizer 352 can be coupled to clean-up synthesizer or phase locked loop 348. This clean-up synthesizer may be required to remove the jitter inherently present in synthesizers 10, 300, or 318.
- Synthesizer 352 can be implemented as any of synthesizers 10, 300 or 318. Synthesizer 352 provides a signal to phase locked loop 348.
- Phase locked loop 348 is a clean up phase locked loop for removing jitter and changing waveform 202 to 206 or 208 to 210. (FIGURES 3 and 4).
- Phase locked loop 348 includes a Phase detector/Phase-frequency detector, or mixer 360, a voltage controller oscillator 362, a loop filter 361 and an integer divider 350.
- the use of integer divider 350 as opposed to a fractional divider provides easier implementation. Note that the integer division may be a division of 1. For this case, no physical circuit is needed since the input and output frequencies are the same. For systems, like Global System for Mobile Communications (GSM) where phase noise or jitter requirements are very difficult to achieve, loop 348 can be very advantageous. Other systems may not require loop 348.
- GSM Global System for Mobile Communications
- synthesizers 10, 300 and 318 allow them to be made much less expensively than a conventional P-LL system. Applicants believe that synthesizers 10, 300 or 318 have lower power consumption than a conventional PLL and are completely digital and more resistant to switching noise. Modulation can be very effectively performed since the method is effectively open looped and there are fewer loop stability considerations. Applicants believe that synthesizer 10 provides better phase noise or jitter performance. Applicants believe that synthesizer 300 and 318 provide easier implementation at a reduced power consumption.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Computing Systems (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Abstract
A digital frequency synthesizer can be implemented with single source design, a multiplexer design, a fractional divider design, or a frequency multiplier and frequency divider design. Implementations can utilize a controller dithering circuit or a delta-sigma modulator. The frequency synthesizer can be implemented in a CMOS structure and can utilize a clean up phase locked loop (PLL).
Description
A NOVEL METHOD OF FREQUENCY SYNTHESIS FOR FAST
SWITCHING
BACKGROUND OF THE INVENTION
[0001] The present application generally relates to communication circuits and systems and more specifically to frequency synthesizers using a novel open-loop generation method. More particularly, the present application relates to frequency synthesizers capable of fast switching, frequency synthesizers capable of providing precise, high frequency clock references, and/or frequency synthesizers for use in communication equipment. [0002] According to one particular application, radio frequency (RF) signal generation in mobile communication equipment, frequency synthesizers are utilized to provide a frequency source for a number of communication channels. In general, conventional frequency synthesizers have employed integer or fractional phase locked loops (PLLs) to generate a frequency signal. These conventional frequency synthesizers (PLL-based frequency synthesizers) utilize a phase locked loop comprised of a loop filter, a comparator circuit, and a voltage controlled oscillator. These conventional PLL-based frequency synthesizers also have used dithering, and delta-si gma dithering methods to generate the fractional frequencies.
[0003] The oscillator has a control input coupled to the loop filter. The output of the comparator circuit is coupled to the loop filter. A first input of the comparator circuit is coupled to an integer divider and a delta-sigma averaging circuit. A second input of the comparator circuit is coupled to a reference signal. The combination of the integer divider and the delta-sigma averaging circuit constitute a fractional divider. The reference frequency signal can be generated from a crystal or other device. A delta-sigma fractional synthesizer is disclosed in U.S. Patent 4,609,881 issued to Wells on September 2, 1986. [0004] Generally, such PLL-based frequency synthesizers are disadvantageous because they cannot be readily integrated on digital integrated circuits (ICs or chips). PLL-based frequency synthesizers require more expensive process technologies and are not compatible with the same CMOS technology that is used for base band and other digital control circuitry. As process technologies shrink in size, it becomes even more desirous to provide a radio architecture which is compatible with CMOS processes. U.S. Patent Publication No.
2004/0066240 discusses certain advantages of migrating to digitally intensive synthesizer architectures.
[0005] In communication applications, the frequency synthesizer must often be capable of producing precise, high frequency clock references. Heretofore, most conventional synthesizers have utilized analog intensive designs to achieve precise, high frequency clock referenc.es. These conventional analog designs cannot take advantage of the digital processing capability inherent in advanced CMOS logic devices.
[0006] Therefore, there is a need for a frequency synthesizer that is more compatible with digital designs. Further still, there is a need for a synthesizer that does not utilize a conventional PLL-based design. Further still, there is a need to integrate frequency synthesizers into CMOS logic devices. Further still, there is a need for a frequency synthesizer capable of fast switching which does not have the traditional problems associated with analog-intensive designs. Yet further still, there is a need for a digital frequency synthesizer capable of producing precise high frequency clock signals.
SUMMARY OF THE INVENTION
[0007] An exemplary embodiment relates to a digital frequency synthesizer. The digital frequency synthesizer includes at least one source for providing a plurality of digital frequency signals, a plurality of switches, and a control circuit. Each of the digital frequency signals is provided at a distinct frequency. The switches are coupled to receive the digital frequency signals. The control circuit is coupled to the switches and controls the switches to select the digital frequency signals to provide an output signal. [0008] According to one embodiment, the output frequency is the average of the digital frequency sources — as determined by a dithering sequence. For example, if Tone 1 is 890 MHz and Tone 2 is 900 MHz, and if the dithering sequence is Tonel, Tone2, Tonel,
Tone2 , then the output frequency is 895 MHz. As another example, if the dithering sequence is Tonel, Tonel, Tonel, Tone2, then the output frequency is 892.5 MHz.
Thus, the dithering sequence and the tone frequencies determine the final output frequency. This dithering sequence can be performed by a control circuit embodied as a' sigma delta modulator, or any other dithering sequence generator. An exemplary structure for a dithering sequence generator is in U.S. Patent 4,609,881.
[0009] Another exemplary embodiment relates to a digital frequency synthesizer. The digital frequency synthesizer includes a frequency multiplier, a delta-sigma or other
dithering circuit, and a fractional input. The frequency multiplier has a clock input, a second input, and a multiplier output. The multiplier receives a clock signal at the clock input and provides a frequency signal at the multiplier output that is the input clock frequency times the multiplication number as set by the second input. The delta-sigma or other dithering circuit has a dithering output that provides a signal representing an "integer+fraction" for the desired multiplication. The delta-si gma/dithering output is coupled to the second input. The fractional input is coupled to the delta-sigma or other dithering circuit input. The fractional input provides an input signal that represents the fraction factor by which one wants the input clock frequency to be multiplied. [0010] Still another exemplary embodiment relates to a digital frequency synthesizer. The digital frequency synthesizer includes a frequency source for providing a first signal at a first frequency, a frequency multiplier for receiving the first signal and providing a second signal at a second frequency, and a variable frequency divider. The digital frequency synthesizer also includes a delta-sigma modulator or any other dithering circuit. The second frequency is at a fixed multiple of the first frequency. The frequency divider receives the second signal and provides a third signal having an average third frequency. The average third frequency is less than the second frequency. The delta-sigma modulator or other dithering circuit controls the divider so that the third frequency is the average of a dithering sequence from the dithering circuit.
[0011] An exemplary embodiment relates to a signal source. The signal source includes a digital frequency synthesizer for providing a frequency signal and a phase lock loop cleanup circuit. The phase lock loop clean-up circuit is coupled to receive the frequency signal and provide a clean-up frequency signal. The digital frequency synthesizer can utilize: 1. at least one digital frequency source, switches and a dithering control circuit controlling the switches; 2. a frequency multiplier and a dithering circuit coupled to the multiplier to provide an output signal at a frequency related to an integer plus a fraction; 3. a single digital frequency source capable of providing a sequence of frequency signals at distinct frequencies; or 4. a frequency multiple and variable frequency divider. [0012] Another exemplary embodiment relates to a digital frequency synthesizer including at least one digital frequency source for providing a plurality of digital frequency signals and a control circuit. The digital frequency signals are provided at distinct frequencies. The control circuit controls the digital frequency source to provide an output
signal having an average frequency at a first frequency. The average frequency being within a range of the distinct frequencies.
BRIEF DESCRIPTION OF THE DRAWINGS
[0013] Preferred exemplary embodiment will hereinafter be described in conjunction with the appended drawings, wherein like numerals denote like elements and:
[0014] FIGURE 1 is an electrical schematic block diagram of a digital .frequency synthesizer in accordance with an exemplary embodiment;
[0015] FIGURE 2 is a more detailed block diagram of the controller illustrated in
FIGURE 1 in accordance with another exemplary embodiment;
[0016} FIGURE 3 is a waveform diagram of two waveforms associated with the synthesizer illustrated in FIGURE 1 in accordance with an exemplary embodiment;
[0017] FIGURE 4 is a waveform diagram of two waveforms associated with the synthesizer illustrated in FIGURE 1 in accordance with yet another exemplary embodiment;
[0018] FIGURE 5 is an electrical schematic block diagram of a digital frequency synthesizer in accordance with yet another exemplary embodiment;
[0019] FIGURE 6 is an electrical schematic block diagram of a frequency synthesizer in accordance with still another exemplary embodiment;
[0020] FIGURE 7 is an electrical schematic block diagram of a frequency synthesizer and a PLL circuit for cleaning output signals provided by the frequency synthesizers illustrated in any of FIGURES 1, 4, or 5 in accordance with still yet another exemplary embodiment; and
[0021] FIGURE 8 is an electrical schematic block diagram of a digital frequency synthesizer in accordance with an exemplary embodiment.
DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS
[0022] With reference to FIGURE 1, a digital frequency synthesizer 10 can be utilized in any application requiring the generation of a frequency signal, such as, a high frequency signal. Preferably, frequency synthesizer 10 is a non-phase locked loop (PLL) based synthesizer that can be utilized in communication applications, such as, wireless communication applications (e.g., cellular phone applications). Synthesizer 10 includes a number of frequency sources 12A-D. a controller 16, and switches 14A-D. In one embodiment, synthesizer 10 is used for modulation (e.g., wideband modulation)
[0023] Preferably, sources 12A-D and switches 14A-D are in a one-to-one relationship. The number of sources 12A-D can be any number from two to n, and the number of switches 14A-D can be any number from two to n. Preferably, at least 2 number of sources 12A-D and switches 14A-D are utilized depending upon application parameters and system criteria. Switches 14A-D are preferably solid-state switches such as CMOS devices. Switches 14A-D can also be implemented as a multiplexer.
[0024] Frequency sources 12A-D have outputs coupled to each of switches 14A-D. Switches 14A-D have an output coupled to output 18 which is coupled to controller 16. Controller 16 has an output coupled to a control input of each of switches 14A-D via control lines 14A-D.
[0025] Sources 12A-D can be implemented as any type of frequency sources such as integer or fractional PLLs, Clock multipliers, or multiplying DLLs. In one preferred embodiment, sources 12A-D are digital delay locked loops (DLLS). Digital delay locked loops can be implemented as conventional DLLs .
[0026] In one alternative embodiment, frequency sources 12A-D are implemented by one delay locked loop with a programmable multiplier. This is a preferred implementation since one can recognize from FIGURE 1 that when a particular switch is on, all the other switches are off. As an example, if switch 14A connected to source 12A is on, then switches 14B, 14C, 14D are all off. This means that the sources 12B, 12C, and 12D need not be on. Thus, the amount of hardware in the implementation may be reduced considerably .by implementing a single frequency agile source which can generate signals associated with sources 12A, 12B, 12C, 12D as needed and as determined by the switches 14A to 14D. [0027] In an alternative embodiment (FIGURE 8), frequency synthesizer 500 includes, a single frequency source structure 502 (e.g., single source), such as, a multiplying DLL (integer or fractional). Source 502 provides the signals associated with sources 12A-D. In this embodiment, switches 14A-D are not necessary. A controller 526, similar to controller 16 described in more detail below can be utilized to cause structure 502 of synthesizer 500 to provide the appropriate sequence of signals. The sequence of signals preferably have an average frequency within the range of the signals provided by source 502. Controller 526 can receive a fraction value at input 528.
[0028] In operation, frequency sources 12A-D advantageously provide a set of n precise frequency signals. The desired frequency for a signal at output 18 is somewhere within the set of n precise frequencies. The desired frequency is variable and can change to any
frequency within the set of n precise frequencies. For example, the desired frequency can be 905MHz and frequencies from sources 12A-D can be 890MHz , 900MHz, 910MHz, and 920MHz, respectively. As another example, if the desired frequency is 905 MHz, then the set of sources of 902 MHz, 904 MHz, 906 MHz, 908 MHz with the appropriate dithering between them will also result in 905 MHz.
[0029] The advantage of placing the tones closer to each other is that the resulting output phase noise, or jitter is considerably reduced. The tones can be spaced equally apart from neighboring tones in one embodiment. In another embodiment, the tones are not spaced apart equally from neighboring tones.
[0030] Controller 16 preferably controls individual switches of switches 14A-D over time so that the output signal with the desired frequency is provided at output 18. Controller 16 can receive a fraction factor from a fraction input 15. The fraction factor is used by controller 16 to control switches 14A-D to obtain the desired frequency. Controller 16 advantageously chooses the appropriate combination of frequency sources 12A-D over time via control lines 14A-D so that the desired frequency is obtained. Preferably, synthesizer 10 operates as essentially a variable clock signal source which jitters around the desired frequency as shown in FIGURES 3 and 4.
[0031] Synthesizer 10 can be a frequency synthesizer for use in a cellular phone. Synthesizer 10 advantageously allows very fast switching between frequencies and avoids the disadvantages associated with feedback loops. The rate of switching between switches 14A-D can be at a relatively low rate, e.g., at crystal frequency. Alternatively, output 18 can be coupled to controller 16 as in FIGURE 1 to provide a much higher switching rate. Applicants believe that a faster switching rate for controller 16 and hence switches 14A-D results in a reduced noise floor. A frequency divider can be disposed between the output 18 and the controller 16 in order to reduce the rate at which controller 16 operates. [0032] Fraction input 23 provides controller 16 the appropriate fraction for providing the desired frequency at output 18. Input 23 is similar to input 15 (FIGURE 1). The fraction can be provided by a variety of circuits, controllers, etc. Controller 16 generates the appropriate sequence on outputs 2OA, 2OB, 2OC, and 2OD to achieve the frequency associated with the fraction (e.g., integer+fraction) provided by fraction input 23. Advantageously, synthesizer 10 can have a very high bandwidth due to the lack of the feedback loop.
[0033] Synthesizer 10 can operate as an open loop system without the use of feedback loops as in a standard PLL implementation. Synthesizer 10 preferably operates as a completely digital frequency source and is capable of being integrated in an all digital CMOS process. This feature in addition to the relatively small die size required for synthesizer 10 makes it very attractive for digital and analog integration. [0034] With reference to FIGURE 2, according to one preferred embodiment, controller 16 is implemented as a delta-sigma modulator or other dithering circuit. The delta-sigma modulator receives an indication of the desired frequency and provides a sequence of signals on control lines 14A-D to effect generation of the desired frequency signal. [0035] An exemplary implementation of the delta-sigma modulator is in U.S. patent 4,609,881. The output of the delta-sigma modulator (or any dithering circuit) is a sequence of numbers that change at the clock rate. The input of the delta-sigma modulator (or any dithering circuit) is a fraction — for example, .3333. The property of the delta-sigma modulator (or any dithering circuit) is that the average of the sequence will be the input fraction. Note that the output is preferably integer numbers. Frequency dividers or mμltipliers generally can be made only as integer dividers or multipliers. In the example of the input being .3333, the output sequence can be 0, 2, -1, 1, 0, 0, -2, 3, 0, and so on. Note that the average of the sequence is .3333. Another property of the delta-sigma modulator is that the sequence repeats only after a very long period. Thus, we obtain a pseudo-random source and the jitter or noise at the output will not have spurious tones (since these spurious tones are caused by any periodic repetition in the dithering sequence). [0036] Controller 16 can be implemented as a delta-sigma modulator using standard architecture implemented on a CMOS process. Applicants believe that synthesizer 10 advantageously splits up the two functions associated with the conventional fractional-N PLL circuit (the two functions are that of tone generation, and noise filtering). The architecture for synthesizer 10 uses digital implementation for frequency selection and uses a PLL for filtering of the output signal. This can also be viewed as a jitter removal circuit or clean-up PLL. This clean-up PLL may not be required in all applications. Applicants believe that only applications with very stringent phase noise requirements will require the clean-up PLL. Clean-up phase locked loop 34 is discussed with reference to FIGURE 7. This division of two functions associated with a conventional PLL-base synthesizer advantageously reduces the power requirements and allows the use of digital circuitry for frequency synthesizer 10.
[0037] With reference to FIGURE 3, synthesizer 10 provides an output signal 202. Output signal 202 can be frequency averaged to provide output signal 206, if necessary for the specific application. The averaging of the frequency of the signal 202 can be performed utilizing a clean up phase locked loop such as clean up phase locked loop 348 discussed with reference to FIGURE 7.
[0038 J Signal 202 is generated by selecting frequency sources 12A-D. As can be seen in the example, signal 202 has 8 pulses across the same time that signal 206 has 8 pulses. However, the pulses of signal 202 -do not have the same period between them. [0039] Signal 202 has pulse widths (or, equivalently, pulse frequency) that can be switched at each pulse. In this embodiment, the frequency of signal 202 can be changed on a pulse-byrpulse basis. Alternatively, controller 16 can control switches 14A-D at every nth pulse of the output clock.
[0040] With reference to FIGURE 4, signal 208 represents the signal at output 18. Signal 208 is provided in a synthesizer 10 configured so that controller 16 only selects switches 14A-D every 5 pulses, as an example. Signal 210 is an average or cleaned up version of signal 208 using phase locked loop 348 (FIGURE 7).
[0041] With reference to FIGURE 5, a digital frequency synthesizer 300 is similar to digital frequency synthesizer 10 and achieves similar advantages. Synthesizer 300 can be utilized to generate signals 202 and 208.
[0042] Synthesizer 300 includes a clock frequency multiplier 306, a dithering circuit (e.g., delta-sigma modulator 302), and a fractional input 304. Multiplier 306 receives a reference signal (CLK) at an input. The reference signal can be provided from any frequency source, such as a DLL, crystal oscillator circuit, etc. Multiplier 306 also includes an input for receiving a signal from a dithering circuit or (e.g., delta-sigma modulator 302). Dithering circuit or modulator 302 provides a signal to multiplier 306 through sum circuit 307. Sum circuit 307 receives an integer from integer input 309.
[0043] Sum circuit 307 adds the integer from input 309 to the fractional value from modulator 302. The integer is a suitable stable integer number so that the desired frequency output signal is provided at its output. In this implementation, the dithering circuit or delta sigma modulator 302 provides a sequence of integer numbers whose average represents the fraction provided by input 304. Each number in the sequence is added to the integer number which is then fed as input the clock frequency multiplier 306.
[0044] Multiplier 306 preferably functions in the following way: the output frequency is a multiple of the input clock frequency. The multiple is determined by the second input of the multiplier 306. For example, if the clock frequency is 7 MHz and the multiplication number is 100, then the output frequency is 7*100=700 MHz. If this number keeps on varying for each output pulse (or at a slower rate, but still related to the output pulse), then synthesizer 300 is able to generate the signals 202 or 208. Dithering/delta-sigma modulator circuits are discussed in more detail above with reference to FIGURE 2.
[0045] Dithering circuit or delta-sigma modulator 302 can be clocked by the output signal from multiplier 306 or via an external clock signal. A fraction input 304 provides the appropriate fractional input for delta-sigma modulator 302.
[0046] With reference to FIGURE 6, a frequency synthesizer 318 is similar to synthesizer 10 and can achieve similar advantages. Synthesizer 318 includes a frequency source 322, such as a crystal oscillator circuit. Synthesizer 318 also includes a frequency multiplier 3.26, a dithering circuit or delta-sigma modulator 320, a fractional input 321 and a frequency divider (or counter) 328. Synthesizer 318 also can include an integer input 329 and a sum circuit 327. Divider 328 provides an output signal at a desired frequency. Dithering circuit (e.g., delta-sigma modulator 320) is coupled to divider 328 through sum circuit 327. Sum circuit adds the fractional output from modulator 320 to the integer from input 329. [0047] Dithering circuit/delta-sigma modulator 320 controls divider 328 so that divider ■ 328 provides the output signal at the desired frequency. Preferably, multiplier 326 is an integer multiplier. For example, if the required output frequency is 900 MHz, then in one implementation, the multiplier 326 preferably multiplies the signal from crystal 322 to a very high frequency such as approximately 9 GHz.
[0048] Divider 328 divides the signal down to a desired frequency such as 905MHz. This • is accomplished by dithering (or delta-sigma modulating) the divider input so that the desired frequency and jitter is present at the output. The functionality is very similar to synthesizer 300 (described above), except for the fact that a clock multiplier is used to generate the signals 202 or 208, while in synthesizer 318, a frequency divider is used to generate signals 202 or 208.
[0049] In one embodiment, multiplier 326 is a fixed multiplier and divider 328 is a variable divider controlled by a dithering circuit (e.g., delta-sigma modulator 320). Modulator 320 receives a signal to set the division for divider 328 from circuit 321.
[0050] With reference to FIGURE 7, digital frequency synthesizer 352 can be coupled to clean-up synthesizer or phase locked loop 348. This clean-up synthesizer may be required to remove the jitter inherently present in synthesizers 10, 300, or 318. Synthesizer 352 can be implemented as any of synthesizers 10, 300 or 318. Synthesizer 352 provides a signal to phase locked loop 348. Phase locked loop 348 is a clean up phase locked loop for removing jitter and changing waveform 202 to 206 or 208 to 210. (FIGURES 3 and 4). [0051] Phase locked loop 348 includes a Phase detector/Phase-frequency detector, or mixer 360, a voltage controller oscillator 362, a loop filter 361 and an integer divider 350. The use of integer divider 350 as opposed to a fractional divider provides easier implementation. Note that the integer division may be a division of 1. For this case, no physical circuit is needed since the input and output frequencies are the same. For systems, like Global System for Mobile Communications (GSM) where phase noise or jitter requirements are very difficult to achieve, loop 348 can be very advantageous. Other systems may not require loop 348. This separation of functions (filtering and fractional signal generation) allows digital implementation integrated in CMOS. [0052] Applicants believe that the architecture of synthesizers 10, 300 and 318 allows them to be made much less expensively than a conventional P-LL system. Applicants believe that synthesizers 10, 300 or 318 have lower power consumption than a conventional PLL and are completely digital and more resistant to switching noise. Modulation can be very effectively performed since the method is effectively open looped and there are fewer loop stability considerations. Applicants believe that synthesizer 10 provides better phase noise or jitter performance. Applicants believe that synthesizer 300 and 318 provide easier implementation at a reduced power consumption.
[0053] It is understood that, while the detailed drawings, specific examples, and particular component values given describe preferred exemplary embodiments of the present invention, they serve the purpose of illustration only. The apparatus and method of the invention is not limited to the precise details and conditions disclosed. Further, although particular types of frequency sources are discussed, various other components could be utilized for the digital frequency synthesizer. Other substitutions, modifications, changes, and omissions may be made in the design, operating conditions, and arrangement of the preferred embodiments without departing from the spirit of the invention as expressed in the appended claims.
Claims
1. A digital frequency synthesizer, comprising: at least one source for providing plurality of digital frequency signals, the signals being provided distinct frequencies; a plurality of switches coupled to receive the digital frequency signals; and a control circuit coupled to the switches, the control circuit controlling the switches to select the digital frequency signals and provide an output signal having an average frequency at a first frequency, the average frequency being within a range of the distinct frequencies.
2. The digital frequency synthesizer of claim 1 , wherein the control circuit includes a delta-sigma modulator.
3. The digital frequency synthesizer of claim 2, wherein the delta-sigma modulator includes a clock input.
4. The digital frequency synthesizer of claim 3, wherein the clock input is coupled to the output signal.
5. The digital frequency synthesizer of claim 3? wherein the clock input is coupled to receive a clock signal, the clock signal being a different signal than the output signal.
6. The digital frequency synthesizer of claim 1, wherein the digital frequency signals are provided by at least one digital delay locked loop.
7. The digital frequency synthesizer of claim 1, wherein the digital frequency synthesizer is entirely integrated on a CMOS, bi-CMOS, silicon germanium, gallium arsenide device.
8. The digital frequency synthesizer of claim 1, wherein the digital frequency synthesizer is entirely implemented on a programmable gate array/
9. The digital frequency synthesizer of claim 1, further comprising a phase locked loop coupled to receive the output signal.
10. The digital frequency synthesizer of claim 9, wherein the phase locked loop includes an integer divider and the phase locked loop provides a cleaner version of the output signal.
1 1. The digital frequency synthesizer of claim 1 , further comprising a plurality of digital frequency sources coupled to the switches, the digital frequency sources individually providing the digital frequency signals.
12. The digital frequency synthesizer of claim 1 , wherein a tone spacing between the digital frequency signals is a fixed amount.
13. The digital frequency synthesizer of claim 1 , wherein a tone spacing between the digital frequency signals is a non-fixed amount.
14. The digital frequency synthesizer of claim 1 , wherein the control circuit includes a dithering circuit.
15. A signal source, comprising: a digital frequency synthesizer utilizing at least one of: 1. at least one digital frequency source, a switches and a dithering control circuit controlling the switches; 2. a frequency multiplier, and a dithering circuit coupled to the multiplier to provide an output signal at a frequency related to an integer plus a fraction; 3. a single digital frequency source capable of providing a sequence of frequency signals at distinct frequencies; or 4. • frequency multiplier and variable frequency divider wherein the digital frequency synthesizer provides a frequency signal; and a phase lock loop clean-up circuit coupled to receive the frequency signal and provide a cleaned up frequency signal.
16. The digital frequency synthesizer of claim 15 wherein wide band modulation is achieved.
17. A digital frequency synthesizer, comprising: at least one digital frequency source for providing a plurality of digital frequency signals, the digital frequency signals being provided at distinct frequencies; and a control circuit controlling the digital frequency source to provide an output signal having an average frequency at a first frequency, the average frequency being within a range of the distinct frequencies.
18. A digital frequency synthesizer, comprising: a frequency multiplier having a clock input, a second input, and a multiplier output, the multiplier receiving a clock signal at the clock input, and providing a frequency signal at the multiplier output according to ah integer plus a fraction; a dithering circuit having a dithering input and a dithering output, the dithering output being coupled to the second input; and a fractional input coupled to the dithering input, the fractional input providing a signal representing the fraction, wherein the dithering circuit provides a second signal at the dithering output corresponding to the fraction, the multiplier provides the frequency signal at a desired frequency associated with the integer plus the fraction.
19. The digital frequency synthesizer of claim 18, further comprising a clean-up phase lock loop.
20. The digital frequency synthesizer of claim 18, wherein the synthesizer is utilized in a wireless communication device.
21. A digital frequency synthesizer, comprising: a frequency source for providing a first signal at a first frequency; a frequency multiplier for receiving the first signal and providing a second signal at a second frequency, the second frequency being a fixed multiple of the first frequency; a variable frequency divider for receiying the second signal and providing a third signal having an average third frequency, the average third frequency being less than the second frequency; and a dithering circuit, wherein the divider is controlled by the dithering circuit so that the third frequency is an average of a dithering sequence from the dithering circuit.
22. The digital frequency synthesizer circuit of claim 21 further comprising: a clean phase locked loop coupled to receive the third signal to clean the third signal.
23. The digital frequency synthesizer circuit of claim 21 wherein the dithering circuit is a delta-sigma modulator.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008548694A JP5165585B2 (en) | 2005-12-29 | 2006-12-27 | A novel method of frequency synthesis for fast switching. |
EP06848193A EP1969725B1 (en) | 2005-12-29 | 2006-12-27 | A novel method of frequency synthesis for fast switching |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/321,110 US7482885B2 (en) | 2005-12-29 | 2005-12-29 | Method of frequency synthesis for fast switching |
US11/321,110 | 2005-12-29 |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2007079098A2 true WO2007079098A2 (en) | 2007-07-12 |
WO2007079098A3 WO2007079098A3 (en) | 2007-09-13 |
Family
ID=38223729
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2006/049330 WO2007079098A2 (en) | 2005-12-29 | 2006-12-27 | A novel method of frequency synthesis for fast switching |
Country Status (5)
Country | Link |
---|---|
US (3) | US7482885B2 (en) |
EP (1) | EP1969725B1 (en) |
JP (1) | JP5165585B2 (en) |
KR (1) | KR20080096526A (en) |
WO (1) | WO2007079098A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011515046A (en) * | 2008-02-26 | 2011-05-12 | クゥアルコム・インコーポレイテッド | Delta-sigma modulator clock dithering in fractional-N phase-locked loop |
Families Citing this family (23)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7482885B2 (en) * | 2005-12-29 | 2009-01-27 | Orca Systems, Inc. | Method of frequency synthesis for fast switching |
US7519349B2 (en) * | 2006-02-17 | 2009-04-14 | Orca Systems, Inc. | Transceiver development in VHF/UHF/GSM/GPS/bluetooth/cordless telephones |
US20080021944A1 (en) * | 2006-07-20 | 2008-01-24 | Texas Instruments Incorporated | Method and apparatus for reducing jitter in output signals from a frequency synthesizer using a control word having a fractional bit |
KR100819390B1 (en) * | 2006-09-21 | 2008-04-04 | 지씨티 세미컨덕터 인코포레이티드 | Frequency synthesizer using two phase locked loop |
FR2918820B1 (en) * | 2007-07-12 | 2009-11-27 | St Microelectronics Sa | DEVICE FOR PROVIDING AN ALTERNATIVE SIGNAL. |
US8059706B2 (en) * | 2007-09-24 | 2011-11-15 | Broadcom Corporation | Method and system for transmission and/or reception of signals utilizing a delay circuit and DDFS |
US7929929B2 (en) * | 2007-09-25 | 2011-04-19 | Motorola Solutions, Inc. | Method and apparatus for spur reduction in a frequency synthesizer |
US8044742B2 (en) | 2009-03-11 | 2011-10-25 | Qualcomm Incorporated | Wideband phase modulator |
JP5229081B2 (en) * | 2009-04-10 | 2013-07-03 | 富士通株式会社 | Semiconductor device |
US8588720B2 (en) * | 2009-12-15 | 2013-11-19 | Qualcomm Incorproated | Signal decimation techniques |
US8432231B2 (en) * | 2010-07-19 | 2013-04-30 | Analog Devices, Inc. | Digital phase-locked loop clock system |
US8188796B2 (en) * | 2010-07-19 | 2012-05-29 | Analog Devices, Inc. | Digital phase-locked loop clock system |
DE102011120769B4 (en) | 2011-12-10 | 2018-09-20 | Imst Gmbh | Synchronously modulated full-digital delta-sigma modulator circuit |
US9000858B2 (en) | 2012-04-25 | 2015-04-07 | Qualcomm Incorporated | Ultra-wide band frequency modulator |
US9191128B2 (en) * | 2013-12-17 | 2015-11-17 | National Applied Research Laboratories | Spread spectrum clock generator and method for generating spread spectrum clock signal |
DE102014108774A1 (en) * | 2014-06-24 | 2016-01-07 | Intel IP Corporation | Apparatus and method for generating an oscillator signal |
CN106301357B (en) * | 2016-07-25 | 2020-01-07 | 南方科技大学 | All-digital phase-locked loop |
GB2558911B (en) * | 2017-01-19 | 2019-12-25 | Imagination Tech Ltd | Formal verification of integrated circuit hardware designs to implement integer division |
CN108494398A (en) * | 2018-03-30 | 2018-09-04 | 广东圣大电子有限公司 | A kind of design method and source of X-band ultralow phase noise frequency source |
US11804847B2 (en) | 2018-11-30 | 2023-10-31 | Ciena Corporation | Fractional frequency synthesis by sigma-delta modulating frequency of a reference clock |
US10944541B2 (en) * | 2019-08-30 | 2021-03-09 | Intel Corporation | LO frequency generation using resonator |
KR20220039111A (en) | 2020-09-21 | 2022-03-29 | 삼성전자주식회사 | Apparatuse for phase locking loop and method of operating the phase locking loop |
US11784651B2 (en) * | 2021-10-27 | 2023-10-10 | Nxp B.V. | Circuitry and methods for fractional division of high-frequency clock signals |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4609881A (en) | 1983-05-17 | 1986-09-02 | Marconi Instruments Limited | Frequency synthesizers |
Family Cites Families (101)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE3036712C2 (en) * | 1980-09-29 | 1982-11-25 | Siemens AG, 1000 Berlin und 8000 München | Circuit arrangement for in-phase triggering of a crystal-controlled clock oscillator |
DE3939259A1 (en) | 1989-11-28 | 1991-05-29 | Rohde & Schwarz | FREQUENCY MODULABLE FREQUENCY GENERATOR |
CA2019297A1 (en) | 1990-01-23 | 1991-07-23 | Brian M. Miller | Multiple-modulator fractional-n divider |
US5038117A (en) | 1990-01-23 | 1991-08-06 | Hewlett-Packard Company | Multiple-modulator fractional-N divider |
US5055802A (en) | 1990-04-30 | 1991-10-08 | Motorola, Inc. | Multiaccumulator sigma-delta fractional-n synthesis |
US5055800A (en) | 1990-04-30 | 1991-10-08 | Motorola, Inc. | Fractional n/m synthesis |
US5093632A (en) | 1990-08-31 | 1992-03-03 | Motorola, Inc. | Latched accumulator fractional n synthesis with residual error reduction |
US5070310A (en) | 1990-08-31 | 1991-12-03 | Motorola, Inc. | Multiple latched accumulator fractional N synthesis |
JPH0795687B2 (en) * | 1991-01-18 | 1995-10-11 | アンリツ株式会社 | Frequency synthesizer |
US5111162A (en) * | 1991-05-03 | 1992-05-05 | Motorola, Inc. | Digital frequency synthesizer having AFC and modulation applied to frequency divider |
US5146186A (en) | 1991-05-13 | 1992-09-08 | Microsource, Inc. | Programmable-step, high-resolution frequency synthesizer which substantially eliminates spurious frequencies without adversely affecting phase noise |
US5266907A (en) | 1991-06-25 | 1993-11-30 | Timeback Fll | Continuously tuneable frequency steerable frequency synthesizer having frequency lock for precision synthesis |
DE69315614T2 (en) | 1992-04-23 | 1998-07-02 | Hitachi Ltd | Frequency synthesizer |
US5430890A (en) | 1992-11-20 | 1995-07-04 | Blaupunkt-Werke Gmbh | Radio receiver for mobile reception with sampling rate oscillator frequency being an integer-number multiple of reference oscillation frequency |
US5463337A (en) * | 1993-11-30 | 1995-10-31 | At&T Corp. | Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein |
US5563535A (en) | 1994-11-29 | 1996-10-08 | Microunity Systems Engineering, Inc. | Direct digital frequency synthesizer using sigma-delta techniques |
WO1996028890A1 (en) * | 1995-03-16 | 1996-09-19 | Qualcomm Incorporated | Direct digital synthesizer driven pll frequency synthesizer with clean-up pll |
US5808493A (en) | 1995-08-03 | 1998-09-15 | Anritsu Corporation | Rational frequency division device and frequency synthesizer using the same |
US5805003A (en) * | 1995-11-02 | 1998-09-08 | Cypress Semiconductor Corp. | Clock frequency synthesis using delay-locked loop |
US5790612A (en) * | 1996-02-29 | 1998-08-04 | Silicon Graphics, Inc. | System and method to reduce jitter in digital delay-locked loops |
US5604468A (en) | 1996-04-22 | 1997-02-18 | Motorola, Inc. | Frequency synthesizer with temperature compensation and frequency multiplication and method of providing the same |
US5786715A (en) * | 1996-06-21 | 1998-07-28 | Sun Microsystems, Inc. | Programmable digital frequency multiplier |
US5802463A (en) | 1996-08-20 | 1998-09-01 | Advanced Micro Devices, Inc. | Apparatus and method for receiving a modulated radio frequency signal by converting the radio frequency signal to a very low intermediate frequency signal |
US5920233A (en) | 1996-11-18 | 1999-07-06 | Peregrine Semiconductor Corp. | Phase locked loop including a sampling circuit for reducing spurious side bands |
US6008703A (en) | 1997-01-31 | 1999-12-28 | Massachusetts Institute Of Technology | Digital compensation for wideband modulation of a phase locked loop frequency synthesizer |
US5894592A (en) * | 1997-04-17 | 1999-04-13 | Motorala, Inc. | Wideband frequency synthesizer for direct conversion transceiver |
JPH10327158A (en) * | 1997-05-23 | 1998-12-08 | Oki Electric Ind Co Ltd | Clock reproducing device |
US5777521A (en) | 1997-08-12 | 1998-07-07 | Motorola Inc. | Parallel accumulator fractional-n frequency synthesizer |
US6094569A (en) | 1997-08-12 | 2000-07-25 | U.S. Philips Corporation | Multichannel radio device, a radio communication system, and a fractional division frequency synthesizer |
US6044124A (en) * | 1997-08-22 | 2000-03-28 | Silicon Systems Design Ltd. | Delta sigma PLL with low jitter |
JPH1174807A (en) * | 1997-08-29 | 1999-03-16 | Mitsubishi Electric Corp | Phase synchronization device |
US6047029A (en) | 1997-09-16 | 2000-04-04 | Telefonaktiebolaget Lm Ericsson | Post-filtered delta sigma for controlling a phase locked loop modulator |
US6219397B1 (en) | 1998-03-20 | 2001-04-17 | Samsung Electronics Co., Ltd. | Low phase noise CMOS fractional-N frequency synthesizer for wireless communications |
CA2233831A1 (en) | 1998-03-31 | 1999-09-30 | Tom Riley | Digital-sigma fractional-n synthesizer |
US6008704A (en) | 1998-06-09 | 1999-12-28 | Rockwell Collins, Inc. | Fractional frequency synthesizer with modulation linearizer |
WO2000001072A1 (en) * | 1998-06-30 | 2000-01-06 | Qualcomm Incorporated | System for generating an accurate low-noise periodic signal |
US6321075B1 (en) | 1998-07-30 | 2001-11-20 | Qualcomm Incorporated | Hardware-efficient transceiver with delta-sigma digital-to-analog converter |
DE19840241C1 (en) | 1998-09-03 | 2000-03-23 | Siemens Ag | Digital PLL (Phase Locked Loop) frequency synthesizer |
US6525609B1 (en) | 1998-11-12 | 2003-02-25 | Broadcom Corporation | Large gain range, high linearity, low noise MOS VGA |
US6066989A (en) | 1998-12-21 | 2000-05-23 | Cts Corporation | Frequency synthesizer module for dual band radio |
US6172579B1 (en) | 1999-02-02 | 2001-01-09 | Cleveland Medical Devices Inc. | Three point modulated phase locked loop frequency synthesis system and method |
US6690215B2 (en) | 1999-03-17 | 2004-02-10 | Tropian, Inc. | Sigma-delta-based frequency synthesis |
US6094101A (en) | 1999-03-17 | 2000-07-25 | Tropian, Inc. | Direct digital frequency synthesis enabling spur elimination |
CA2281522C (en) | 1999-09-10 | 2004-12-07 | Philsar Electronics Inc. | Delta-sigma based two-point angle modulation scheme |
WO2001024537A2 (en) | 1999-09-27 | 2001-04-05 | Parthus Technologies Plc | Method and apparatus for peak tracking a baseband signal |
US6704908B1 (en) | 1999-11-17 | 2004-03-09 | Amadala Limited | Method and apparatus for automatically generating a phase lock loop (PLL) |
JP3364206B2 (en) | 1999-12-13 | 2003-01-08 | 松下電器産業株式会社 | Frequency synthesizer device, communication device, frequency modulation device, and frequency modulation method |
US6717998B2 (en) | 1999-12-13 | 2004-04-06 | Matsushita Electric Industrial Co., Ltd. | Frequency synthesizer apparatus equipped with fraction part control circuit, communication apparatus, frequency modulator apparatus, and frequency modulating method |
CA2295435C (en) | 2000-01-06 | 2004-03-30 | Thomas Riley | Linear low noise phase locked loop frequency synthesizer using controlled divider pulse widths |
US6708026B1 (en) * | 2000-01-11 | 2004-03-16 | Ericsson Inc. | Division based local oscillator for frequency synthesis |
US6433643B1 (en) | 2000-02-22 | 2002-08-13 | Rockwell Collins, Inc. | Reduced latency differentiator |
US6414555B2 (en) | 2000-03-02 | 2002-07-02 | Texas Instruments Incorporated | Frequency synthesizer |
JP2001284531A (en) * | 2000-03-29 | 2001-10-12 | Advantest Corp | Clock changer |
DE10019487A1 (en) | 2000-04-19 | 2001-11-08 | Siemens Ag | Frequency synthesizer |
US6483388B2 (en) | 2000-06-21 | 2002-11-19 | Research In Motion Limited | Direct digital frequency synthesizer and a hybrid frequency synthesizer combining a direct digital frequency synthesizer and a phase locked loop |
US6326851B1 (en) * | 2000-06-26 | 2001-12-04 | Texas Instruments Incorporated | Digital phase-domain PLL frequency synthesizer |
US6429693B1 (en) | 2000-06-30 | 2002-08-06 | Texas Instruments Incorporated | Digital fractional phase detector |
JP3415574B2 (en) | 2000-08-10 | 2003-06-09 | Necエレクトロニクス株式会社 | PLL circuit |
US6542044B1 (en) | 2000-09-11 | 2003-04-01 | Rockwell Collins, Inc. | Integrated frequency source |
US6829311B1 (en) | 2000-09-19 | 2004-12-07 | Kaben Research Inc. | Complex valued delta sigma phase locked loop demodulator |
US6941330B2 (en) | 2000-09-27 | 2005-09-06 | Hughes Electronics Corporation | Feed forward sigma delta interpolator for use in a fractional-N synthesizer |
EP1193879A1 (en) | 2000-09-29 | 2002-04-03 | Koninklijke Philips Electronics N.V. | Low noise frequency synthesizer with rapid response and corresponding method for frequency synthesis |
KR100346839B1 (en) | 2000-10-10 | 2002-08-03 | 삼성전자 주식회사 | Fractional-N frequency synthesizer using sigma-delta modulator and method thereof |
US6675003B1 (en) | 2000-12-07 | 2004-01-06 | Sirf Technology, Inc. | L1/L2 GPS receiver |
DE10108636A1 (en) | 2001-02-22 | 2002-09-19 | Infineon Technologies Ag | Adjustment method and adjustment device for PLL circuit for two-point modulation |
KR100437742B1 (en) | 2001-03-14 | 2004-06-26 | 인티그런트 테크놀로지즈(주) | Image rejection mixer with mismatch compensation |
US6553089B2 (en) | 2001-03-20 | 2003-04-22 | Gct Semiconductor, Inc. | Fractional-N frequency synthesizer with fractional compensation method |
US7103127B2 (en) * | 2001-03-30 | 2006-09-05 | Skyworks Solutions, Inc. | System for controlling the frequency of an oscillator |
US6734741B2 (en) | 2001-04-25 | 2004-05-11 | Texas Instruments Incorporated | Frequency synthesizer with digitally-controlled oscillator |
US6429707B1 (en) | 2001-04-27 | 2002-08-06 | Semtech Corporation | Reference signal switchover clock output controller |
US6504437B1 (en) | 2001-06-26 | 2003-01-07 | Agere Systems Inc. | Low-noise, fast-lock phase-lock loop with “gearshifting” control |
JP4493887B2 (en) | 2001-08-03 | 2010-06-30 | セイコーNpc株式会社 | Fractional N frequency synthesizer and method of operating the same |
US6693494B2 (en) | 2001-08-20 | 2004-02-17 | Koninklijke Philips Electronics N.V. | Frequency synthesizer with three mode loop filter charging |
US6952138B2 (en) | 2001-09-12 | 2005-10-04 | Telefonaktiebolaget Lm Ericsson (Publ) | Generation of a phase locked loop output signal having reduced spurious spectral components |
US6570452B2 (en) | 2001-09-26 | 2003-05-27 | Ashvattha Semiconductor, Inc. | Fractional-N type frequency synthesizer |
US6873213B2 (en) | 2001-10-02 | 2005-03-29 | Nec Compound Semiconductor Devices, Ltd. | Fractional N frequency synthesizer |
JP3643067B2 (en) * | 2001-10-11 | 2005-04-27 | 株式会社半導体エネルギー研究所 | Method for designing semiconductor display device |
US6710951B1 (en) * | 2001-10-31 | 2004-03-23 | Western Digital Technologies, Inc. | Phase locked loop employing a fractional frequency synthesizer as a variable oscillator |
US7154978B2 (en) * | 2001-11-02 | 2006-12-26 | Motorola, Inc. | Cascaded delay locked loop circuit |
JP3995142B2 (en) * | 2001-11-12 | 2007-10-24 | 沖電気工業株式会社 | Semiconductor integrated circuit |
US7082178B2 (en) * | 2001-12-14 | 2006-07-25 | Seiko Epson Corporation | Lock detector circuit for dejitter phase lock loop (PLL) |
US6931243B2 (en) | 2001-12-21 | 2005-08-16 | Texas Instruments Incorporated | Fully integrated low noise multi-loop synthesizer with fine frequency resolution for HDD read channel and RF wireless local oscillator applications |
US6600378B1 (en) | 2002-01-18 | 2003-07-29 | Nokia Corporation | Fractional-N frequency synthesizer with sine wave generator |
US6823033B2 (en) | 2002-03-12 | 2004-11-23 | Qualcomm Inc. | ΣΔdelta modulator controlled phase locked loop with a noise shaped dither |
US6710664B2 (en) | 2002-04-22 | 2004-03-23 | Rf Micro Devices, Inc. | Coarse tuning for fractional-N synthesizers |
US6946884B2 (en) | 2002-04-25 | 2005-09-20 | Agere Systems Inc. | Fractional-N baseband frequency synthesizer in bluetooth applications |
FR2840471A1 (en) | 2002-05-28 | 2003-12-05 | St Microelectronics Sa | DIGITAL-DIGITAL SIGMA-DELTA MODULATOR, AND DIGITAL FREQUENCY SYNTHESIZER INCORPORATING SAME |
US6838951B1 (en) | 2002-06-12 | 2005-01-04 | Rf Micro Devices, Inc. | Frequency synthesizer having VCO bias current compensation |
US6707855B2 (en) | 2002-06-20 | 2004-03-16 | Nokia Corporation | Digital delta sigma modulator in a fractional-N frequency synthesizer |
US6844758B2 (en) | 2002-07-12 | 2005-01-18 | Mstar Semiconductor Inc. | Frequency synthesizer |
US6834183B2 (en) | 2002-11-04 | 2004-12-21 | Motorola, Inc. | VCO gain tracking for modulation gain setting calibration |
US6941116B2 (en) | 2002-11-27 | 2005-09-06 | Broadcom Corp. | Linearization technique for phase locked loops employing differential charge pump circuitry |
US6836526B2 (en) | 2003-02-25 | 2004-12-28 | Agency For Science, Technology And Research | Fractional-N synthesizer with two control words |
US6946915B2 (en) | 2003-03-17 | 2005-09-20 | Xiaopin Zhang | Maximally digitized fractional-N frequency synthesizer and modulator with maximal fractional spurs removing |
DE10331572B4 (en) | 2003-07-11 | 2005-06-09 | Infineon Technologies Ag | Sigma-delta converter arrangement |
US7181174B2 (en) * | 2003-08-21 | 2007-02-20 | The Chamberlain Group, Inc. | Wireless transmit-only apparatus and method |
US7146144B2 (en) * | 2003-10-20 | 2006-12-05 | Northrop Grumman Corporation | Frequency agile exciter |
DE102004023484B4 (en) * | 2003-12-12 | 2006-10-12 | Technische Universität Dresden | Oscillator system for generating a clock signal |
US7558548B2 (en) | 2005-11-02 | 2009-07-07 | Alon Konchistky | Method and apparatus for receiving and/or down converting high frequency signals in multi mode/ multi band applications, using mixer and sampler |
US7482885B2 (en) | 2005-12-29 | 2009-01-27 | Orca Systems, Inc. | Method of frequency synthesis for fast switching |
US7519349B2 (en) | 2006-02-17 | 2009-04-14 | Orca Systems, Inc. | Transceiver development in VHF/UHF/GSM/GPS/bluetooth/cordless telephones |
-
2005
- 2005-12-29 US US11/321,110 patent/US7482885B2/en active Active
-
2006
- 2006-12-27 KR KR1020087018434A patent/KR20080096526A/en not_active Application Discontinuation
- 2006-12-27 JP JP2008548694A patent/JP5165585B2/en active Active
- 2006-12-27 WO PCT/US2006/049330 patent/WO2007079098A2/en active Application Filing
- 2006-12-27 EP EP06848193A patent/EP1969725B1/en not_active Not-in-force
-
2008
- 2008-12-12 US US12/334,359 patent/US7898345B2/en active Active
-
2011
- 2011-02-15 US US13/028,049 patent/US20110133797A1/en not_active Abandoned
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4609881A (en) | 1983-05-17 | 1986-09-02 | Marconi Instruments Limited | Frequency synthesizers |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011515046A (en) * | 2008-02-26 | 2011-05-12 | クゥアルコム・インコーポレイテッド | Delta-sigma modulator clock dithering in fractional-N phase-locked loop |
Also Published As
Publication number | Publication date |
---|---|
US20090146747A1 (en) | 2009-06-11 |
EP1969725B1 (en) | 2012-09-19 |
US20070152757A1 (en) | 2007-07-05 |
WO2007079098A3 (en) | 2007-09-13 |
EP1969725A2 (en) | 2008-09-17 |
EP1969725A4 (en) | 2011-06-29 |
US20110133797A1 (en) | 2011-06-09 |
JP5165585B2 (en) | 2013-03-21 |
KR20080096526A (en) | 2008-10-30 |
US7482885B2 (en) | 2009-01-27 |
JP2009522875A (en) | 2009-06-11 |
US7898345B2 (en) | 2011-03-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7898345B2 (en) | Method of frequency synthesis for fast switching | |
US20030198311A1 (en) | Fractional-N frequency synthesizer and method | |
US8278982B2 (en) | Low noise fractional divider using a multiphase oscillator | |
CN112042125B (en) | Method and circuit for fine control of phase/frequency offset in a phase locked loop | |
US6147561A (en) | Phase/frequency detector with time-delayed inputs in a charge pump based phase locked loop and a method for enhancing the phase locked loop gain | |
US7518455B2 (en) | Delta-sigma modulated fractional-N PLL frequency synthesizer | |
US20020136341A1 (en) | Fractional-N frequency synthesizer with fractional compensation method | |
US9362925B2 (en) | Circuits and methods for eliminating reference spurs in fractional-N frequency synthesis | |
US6873213B2 (en) | Fractional N frequency synthesizer | |
Sotiriadis et al. | Direct all-digital frequency synthesis techniques, spurs suppression, and deterministic jitter correction | |
RU2668737C1 (en) | Frequency divider, automatic phase frequency adjustment scheme, transmitter, radio station and method of frequency division | |
KR100880422B1 (en) | Fractional-N Frequency Synthesizer With Fractional Compensation Method | |
US20050093584A1 (en) | Fast-hopping frequency synthesizer | |
US7356111B1 (en) | Apparatus and method for fractional frequency division using multi-phase output VCO | |
EP4175180A1 (en) | Circuitry and methods for fractional division of high-frequency clock signals | |
US20070252620A1 (en) | Phase offset control phase-frequency detector | |
Guo et al. | A DLL-based fractional-N frequency synthesizer with a programmable injection clock | |
KR100638894B1 (en) | Programable frequency divider using sigma-delta modulator | |
Ye et al. | A dual-loop frequency synthesizer with a multi-phase VCO | |
Ye et al. | A novel dual-loop multi-phase frequency synthesizer | |
Hung et al. | A 0.06-ps RMS SSC-induced jitter, ΔΣ-dithering-free, 6-GHz spread-spectrum clock generator for serial-ATA generation | |
El Kholy et al. | Sigma-delta modulation techniques for wide spreading range programmable spread spectrum clock generators | |
JP2003283334A (en) | Frequency synthesizer | |
GB2376578A (en) | Frequency synthesizer |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WWE | Wipo information: entry into national phase |
Ref document number: 2008548694 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2006848193 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: DE |
|
WWE | Wipo information: entry into national phase |
Ref document number: 1020087018434 Country of ref document: KR |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application |
Ref document number: 06848193 Country of ref document: EP Kind code of ref document: A2 |