WO2004070510A3 - Device and method of manipulating masked data - Google Patents

Device and method of manipulating masked data Download PDF

Info

Publication number
WO2004070510A3
WO2004070510A3 PCT/IL2004/000116 IL2004000116W WO2004070510A3 WO 2004070510 A3 WO2004070510 A3 WO 2004070510A3 IL 2004000116 W IL2004000116 W IL 2004000116W WO 2004070510 A3 WO2004070510 A3 WO 2004070510A3
Authority
WO
WIPO (PCT)
Prior art keywords
manipulating
data
masked data
masked
representation
Prior art date
Application number
PCT/IL2004/000116
Other languages
French (fr)
Other versions
WO2004070510A2 (en
Inventor
Shay Gueron
Ori Parzanchevski
Or Zuk
Original Assignee
Discretix Technologies Ltd
Shay Gueron
Ori Parzanchevski
Or Zuk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Discretix Technologies Ltd, Shay Gueron, Ori Parzanchevski, Or Zuk filed Critical Discretix Technologies Ltd
Priority to EP04708426A priority Critical patent/EP1595357A4/en
Priority to JP2006502631A priority patent/JP2006517036A/en
Publication of WO2004070510A2 publication Critical patent/WO2004070510A2/en
Publication of WO2004070510A3 publication Critical patent/WO2004070510A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/002—Countermeasures against attacks on cryptographic mechanisms
    • H04L9/003—Countermeasures against attacks on cryptographic mechanisms for power analysis, e.g. differential power analysis [DPA] or simple power analysis [SPA]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L9/00—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols
    • H04L9/06—Cryptographic mechanisms or cryptographic arrangements for secret or secure communications; Network security protocols the encryption apparatus using shift registers or memories for block-wise or stream coding, e.g. DES systems or RC4; Hash functions; Pseudorandom sequence generators
    • H04L9/0618—Block ciphers, i.e. encrypting groups of characters of a plain text message using fixed encryption transformation
    • H04L9/0631—Substitution permutation network [SPN], i.e. cipher composed of a number of stages or rounds each involving linear and nonlinear transformations, e.g. AES algorithms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7209—Calculation via subfield, i.e. the subfield being GF(q) with q a prime power, e.g. GF ((2**m)**n) via GF(2**m)
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/72—Indexing scheme relating to groups G06F7/72 - G06F7/729
    • G06F2207/7219—Countermeasures against side channel or fault attacks
    • G06F2207/7223—Randomisation as countermeasure against side channel attacks
    • G06F2207/7233—Masking, e.g. (A**e)+r mod n
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L2209/00—Additional information or applications relating to cryptographic mechanisms or cryptographic arrangements for secret or secure communication H04L9/00
    • H04L2209/04—Masking or blinding
    • H04L2209/046—Masking or blinding of operations, operands or results of the operations

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Security & Cryptography (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Signal Processing (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
  • Monitoring And Testing Of Transmission In General (AREA)

Abstract

Embodiments of the invention provide a method and a device for manipulating data (108) by converting masked data in a first representation of a finite field into converted data in a second representation of the finite field (102), and manipulating the converted data (106) to obtain manipulated masked data.
PCT/IL2004/000116 2003-02-06 2004-02-05 Device and method of manipulating masked data WO2004070510A2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
EP04708426A EP1595357A4 (en) 2003-02-06 2004-02-05 Device and method of manipulating masked data
JP2006502631A JP2006517036A (en) 2003-02-06 2004-02-05 Apparatus and method for manipulating masked data

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US44524703P 2003-02-06 2003-02-06
US60/445,247 2003-02-06

Publications (2)

Publication Number Publication Date
WO2004070510A2 WO2004070510A2 (en) 2004-08-19
WO2004070510A3 true WO2004070510A3 (en) 2004-10-21

Family

ID=32850978

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/IL2004/000116 WO2004070510A2 (en) 2003-02-06 2004-02-05 Device and method of manipulating masked data

Country Status (3)

Country Link
EP (1) EP1595357A4 (en)
JP (1) JP2006517036A (en)
WO (1) WO2004070510A2 (en)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2871969B1 (en) * 2004-06-18 2006-12-01 Sagem METHOD AND DEVICE FOR PERFORMING A CRYPTOGRAPHIC CALCULATION
DE102005024609A1 (en) * 2005-05-25 2006-11-30 Siemens Ag Determination of a modular inverse
JP4968443B2 (en) * 2006-01-31 2012-07-04 大日本印刷株式会社 Cryptographic operation processing method and cryptographic operation processing device
US7995757B2 (en) * 2007-05-31 2011-08-09 Harris Corporation Closed galois field combination
DE102008033962B4 (en) * 2008-07-21 2011-11-24 Siemens Aktiengesellschaft Method and processor device for implementing a characteristic 2 multiplication
JP5268609B2 (en) * 2008-12-09 2013-08-21 株式会社東芝 Cryptographic processing apparatus and calculation method
US8504845B2 (en) 2011-03-30 2013-08-06 Apple Inc. Protecting states of a cryptographic process using group automorphisms
FR3111440B1 (en) * 2020-06-16 2024-02-16 St Microelectronics Rousset Protecting an encryption algorithm

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6246768B1 (en) * 1998-05-06 2001-06-12 Penta Security Systems, Inc. Data encryption system for encrypting plaintext data
US20030053623A1 (en) * 2001-03-27 2003-03-20 Mccanny John Vincent Apparatus for selectably encrypting or decrypting data
US20030133568A1 (en) * 2001-12-18 2003-07-17 Yosef Stein Programmable data encryption engine for advanced encryption standard algorithm
US20040139340A1 (en) * 2000-12-08 2004-07-15 Johnson Harold J System and method for protecting computer software from a white box attack

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6246768B1 (en) * 1998-05-06 2001-06-12 Penta Security Systems, Inc. Data encryption system for encrypting plaintext data
US20040139340A1 (en) * 2000-12-08 2004-07-15 Johnson Harold J System and method for protecting computer software from a white box attack
US20030053623A1 (en) * 2001-03-27 2003-03-20 Mccanny John Vincent Apparatus for selectably encrypting or decrypting data
US20030133568A1 (en) * 2001-12-18 2003-07-17 Yosef Stein Programmable data encryption engine for advanced encryption standard algorithm

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
JUTLA ET AL.: "On the circuit complexity of isomorphic galois field transformations", IBM RESEARCH REPORT, 22 November 2002 (2002-11-22) *
See also references of EP1595357A4 *
XIAO L. & HEYS H.M.: "Hardware design and analysis of block cipher components", ICISC 2002, 28 November 2002 (2002-11-28), Retrieved from the Internet <URL:http://www.engr.mun.ca/~howard/PAPERS/icisc2002.pdf> *

Also Published As

Publication number Publication date
JP2006517036A (en) 2006-07-13
EP1595357A4 (en) 2006-03-01
WO2004070510A2 (en) 2004-08-19
EP1595357A2 (en) 2005-11-16

Similar Documents

Publication Publication Date Title
AU2003240157A1 (en) Method and device for data input
AU2003205391A1 (en) Data input device
AU2003211779A1 (en) Data conversion device and data conversion method
AU2001242631A1 (en) Data input device
AU2001258573A1 (en) Data input device
AU2003251061A1 (en) Data input device for individuals with limited hand function
WO2003019391A3 (en) A general input/output architecture protocol and related methods to manage data integrity
AU7682100A (en) Data input device
AU2003292577A1 (en) Communication device and method, recording medium, and program
AU2001225419A1 (en) Data input device
AU2002343175A1 (en) Method and device for determining and outputting the similarity between two data strings
AU2003275674A1 (en) Communication device, communication method, recording medium, and program
AU2001244592A1 (en) Data generating device, data generating method and data generating program
WO2004114097A3 (en) Apparatus and method for multiple function authentication device
WO2004070510A3 (en) Device and method of manipulating masked data
AU2003296066A1 (en) Data transmission device, data transmission system, and method
AU2003212761A1 (en) A substrate structure, a method and an arrangement for producing such substrate structure
AU2003270547A1 (en) Apparatus and method, improving output signal from nonlinear device through dynamic signal pre-distortion based upon lagrange interpolation
AU2003266720A1 (en) Image generation device, image generation method, and program
AU2003263435A1 (en) Method, device and input element for selecting the functional mode thereof
AU2003260641A1 (en) Message input method
WO2004105296A3 (en) Scure communication
AU2003303698A1 (en) Device and method for predistorting an input signal
AU2003250266A1 (en) Method and device for data transmission
AU2001216860A1 (en) Arrangement, device and method for the transmission of data

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BW BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE EG ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NA NI NO NZ OM PG PH PL PT RO RU SC SD SE SG SK SL SY TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): BW GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR HU IE IT LU MC NL PT RO SE SI SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
WWE Wipo information: entry into national phase

Ref document number: 2006502631

Country of ref document: JP

WWE Wipo information: entry into national phase

Ref document number: 2004708426

Country of ref document: EP

WWP Wipo information: published in national office

Ref document number: 2004708426

Country of ref document: EP

WWW Wipo information: withdrawn in national office

Ref document number: 2004708426

Country of ref document: EP