WO2003019772A1 - Linearised radio transmitter - Google Patents
Linearised radio transmitter Download PDFInfo
- Publication number
- WO2003019772A1 WO2003019772A1 PCT/GB2002/003824 GB0203824W WO03019772A1 WO 2003019772 A1 WO2003019772 A1 WO 2003019772A1 GB 0203824 W GB0203824 W GB 0203824W WO 03019772 A1 WO03019772 A1 WO 03019772A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- digital
- signal processor
- digital signal
- analogue
- transmitter
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3252—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using multiple parallel paths between input and output
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3247—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits using feedback acting on predistortion circuits
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F1/00—Details of amplifiers with only discharge tubes, only semiconductor devices or only unspecified devices as amplifying elements
- H03F1/32—Modifications of amplifiers to reduce non-linear distortion
- H03F1/3241—Modifications of amplifiers to reduce non-linear distortion using predistortion circuits
- H03F1/3294—Acting on the real and imaginary components of the input signal
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03F—AMPLIFIERS
- H03F2200/00—Indexing scheme relating to amplifiers
- H03F2200/207—A hybrid coupler being used as power measuring circuit at the output of an amplifier circuit
Definitions
- This invention relates to a linearised radio transmitter, and in particular to a linearised radio transmitter which incorporates adaptive pre-distortion linearisation. Such a transmitter would be suitable for use in a third generation mobile phone base station.
- Linearised radio transmitters employing adaptive pre-distortion are known.
- a typical known transmitter is shown in the block circuit diagram of Figure 1, which shows a dedicated digital signal processor (DSP) 1, an output sampling block 2, and a programmable DSP 3.
- the dedicated DSP 1 includes a coding and power control block 4 , a digital pre-distorter 5, a digital frequency up-converter 6, and an IQ and DC error corrector 7.
- Input data signals (indicated by the reference D) are processed by the block 4 which performs channel coding, power control and filtering functions for a multiplicity of channels.
- the digital pre-distorter 5 typically produces distortion of the signal amplitude and phase, and is controlled by a set of coefficients provided by the programmable DSP3.
- the up-converter and error corrector blocks 6 and 7 provide frequency conversion and correction for hardware inaccuracies in the analogue processing and are optional.
- the output of the dedicated DSP 1 is fed to a digital-to-analogue (DAC) converter 8, whose output is fed to an RF up-converter 9.
- the output of the RP up-converter 9 is fed to the output sampling block 2 via a high power output amplifier 10.
- a feedback line 11 from the output sampling block 2 leads to the programmable DSP 3 via an RF down-converter 12, and an analogue-to-digital converter 13.
- the programmable DSP 3 is connected to the digital pre-distorter 5 and the error corrector 7 of the dedicated DSP 1, thereby to provide error estimation and adaptation.
- a feedback link F is also provided so that the programmable DSP 3 can compare the signal from the analogue-to-digital converter 13 with the ideal signal.
- pre-distortion The purpose of using pre-distortion is to reduce the power consumption requirements of the transmitter.
- the majority of the power consumption is within the amplifier 10, and is determined mainly by the bias current and voltage of the amplifier transistors.
- the bias levels are typically chosen to ensure that the amplifier 10 is able to deliver the required peak envelope power (PEP) into the load. If the bias levels are reduced, then signals at the peak power level will be distorted, resulting in a loss of system data transmission capacity. Distortion of the output signal peaks can be eliminated by pre-distorting the baseband digital signal in such a way that subsequent non-linearity in the RF processing and the amplifier 10 results in a signal free from distortion.
- the parameters of the pre-distorter 5 must be accurately matched to that of the amplifier 10 and the RF processing characteristics. In practice, the system characteristics will change.
- the RF down-converter 12 and the analogue-to-digital converter 13 provide means for measuring the output signal.
- the programmable DSP 3 compares the measured output signal with the desired optimum output signal to estimate the required pre-distortion parameters to obtain perfect cancellation.
- the calculated optimum distortion parameters are then fed back to the pre-distorter 5.
- This distortion adaptation loop tracks changes in the system with time, temperature and output load.
- the transmitter of Figure 1 requires means for controlling the output power , this being accomplished by the coding and power control block 4.
- the digital-to-analogue converter 8, the RF up-converter 9, the amplifier 10 and the output sampling block 2 must accommodate the total signal dynamic range, which will be the sum of the required output signal-to-noise ratio (SNR), the power control dynamic range, and a head room allowance for the pre-distortion.
- SNR output signal-to-noise ratio
- the dynamic range and linearity requirements within these two elements requires a high level of power supply consumption, which reduces the overall efficiency gains resulting from the use of pre-distortion to linearise the amplifier 10.
- the aim of the invention is to improve power consumption within a linearised radio transmitter using adaptive pre-distortion linearisation.
- the present invention provides a linearised radio transmitter comprising digital signal processor means, and an output sampling means, the digital signal processor means including a digital pre-distorter which is controlled by the digital signal processor means in dependence upon signals received from the output sampling means, the transmitter further comprising a digital-to-analogue converter at the output of the digital pre-distorter, an amplifier positioned between the digital-to-analogue converter and the output sampling means, a digital amplitude control positioned between the digital pre-distorter and the digital-to-analogue converter, an analogue amplitude control positioned between the digital-to-analogue converter and the amplifier, and an analogue-to-digital converter positioned between the output sampling means and the digital signal processor means, wherein control means are provided for simultaneously controlling the setting of the digital amplitude control and the setting of the analogue amplitude control such that their combined gain is constant.
- the transmitter further comprises an RF up-converter positioned between the analogue-to-digital converter and the analogue gain control, and an RF down-converter positioned between the output sampling means and the amplifier.
- the digital signal processor means is constituted by first and second digital signal processors, the first digital signal processor including the digital pre-distorter, the second digital signal processor controlling the digital pre-distorter in dependence upon signals received by the second digital signal processor from the output sampling means, the digital-to-analogue converter being positioned at the output of the first digital signal processor, and the analogue-to-digital converter being positioned between the output sampling means and the second digital signal processor.
- the first digital signal processor includes a coding and power control element for modifying incoming signals to the first digital signal processor.
- the control means is a power detection and range control element which receives output signals from the coding and power control element, and feeds output signals to the digital amplitude control, the analogue amplitude control and the second digital signal processor.
- the arrangement is such that distortion coefficients applied to the digital pre-distorter are adapted in accordance with the signals received by the second digital signal processor from the output sampling means.
- control means operates in accordance with an algorithm such that: a) if PI is greater than or equal to P2, the analogue amplitude control is adjusted for maximum amplitude, and the second digital signal processor is controlled such that the adaptation process is enabled to apply optimised distortion coefficients to the digital pre-distorter in response to measurement of the output sampling means; b) if PI is less than P2 but greater than or equal to P3, the analogue amplitude control is adjusted for maximum amplitude, and the second digital signal processor is controlled so that the adaptation process is disabled so that new distortion coefficients are not applied to the digital pre-distorter; and c) if PI is less than P3, the analogue amplitude control is adjusted to provide a level less than the maximum amplitude, and the second digital signal processor is controlled such that the adaptation process is disabled so that new distortion coefficients are not applied to the digital pre-distorter; where PI is the power measured by the control means, P2 is a first reference level, and P3
- step c) is such that the pre-distorter is forced to a linear state by modifying the distortion coefficients.
- PI is the sum of the individual power settings within the transmit coding and power control element.
- PI is the peak power at the output of the transmit coding and power control element measured over a predetermined period of time.
- the control means operates in accordance with a modified form of said algorithm, where P2 and P3 are each replaced by two parameters P2hi g h, P2 ⁇ o , and P3hig h , P3io W> and the modified algorithm is such that: a) if PI is increasing P2hi g h and P3high are used; and b) if PI is decreasing, P2 ⁇ ow and P3 ⁇ ow are used;
- the transmitter of Figure 2 is a modified version of the transmitter of Figure 1, so like reference numerals will be used for like parts, and only the modifications will be described in detail.
- the transmitter of Figure 2 includes a power detection and range control block 14 associated with the coding and power control block 4 within the dedicated DSP 1, a digital amplitudecontrol block 15 positioned at the output of the digital pre-distorter 5, and an analogue amplitude control block (typically an analogue attenuator) 16 between the RF up-converter 9, and the amplifier 10.
- a power detection and range control block 14 associated with the coding and power control block 4 within the dedicated DSP 1
- a digital amplitudecontrol block 15 positioned at the output of the digital pre-distorter 5
- an analogue amplitude control block typically an analogue attenuator
- the power detection and range control block 14 controls the digital amplitudecontrol block 15 and the analogue amplitude control 16 simultaneously and in tandem. This control is such that the amplitude setting of the digital control block 15 is matched by the amplitude settingof the analogue amplitude control 16, such that the combined gain of the two blocks is constant regardless of individual settings.
- the power detection and range control block 14 measures the total output power level of the coding and power control block 4, and adjusts the digital amplitudecontrol block 15, the analogue amplitude controll6, and the programmable DSP 3 with respect to the measured power and in accordance with the algorithm described below.
- PI is the power measured by the power detection and range control block 14
- P2 and P3 are reference levels where P2 is greater than or equal to P3.
- the value of PI may be found by summing the individual channel power settings present within the block 4, or from the peak power at the output of the block 4 measured over a period.
- P2 is set to a level at which the amplifier 10 is operating relatively linearly compared to at the maximum output power.
- the values of the parameters of the pre-distorter 5 become less critical as the degree of correction is significantly lower.
- the adaptation process is consequently no longer useful and is disabled.
- the level P3 is chosen such that the characteristics of the amplifier 10 are sufficiently linear that the pre-distortion can be disabled entirely, or such that the gain mismatches introduced due to imperfections of the analogue attenuator 16 will not cause unacceptable output distortion due to the resulting mismatch of the pre-distortion and amplifier characteristics.
- the parameters P2 and P3 will be dependent on the specific implementation, and must be determined by simulation or empirically for any given system.
- the analogue amplitude control 16 is adjusted for a maximum amplitude, and the programmable DSP 3 is controlled such that the adaptation process is enabled to apply optimised distortion coefficients to the digital pre-distorter 5 in response to measurements of the output 2.
- the analogue amplitude control 16 is adjusted for a maximum amplitude, and the programmable DSP 3 is controlled such that the adaptation process is disabled so that new distortion coefficients are not applied to the digital pre-distorter 5.
- the analogue amplitude control 16 is adjusted to provide a level less than the maximum amplitude, and the programmable DSP 3 is controlled such that the adaptation process is disabled so that new distortion coefficients are not applied to the digital pre-distorter 5.
- This lesser setting of amplitude may be fixed or variable.
- the setting will also be adjusted in accordance with PI, such that the level of power at the output of the RF up-converter 9 is maintained at a nominal operating level. This nominal level is chosen such that the RF up-conversion linearity and the SNR are optimised for a given level of power supply consumption.
- the digital pre-distorter 5 is forced to a linear state, either by by-passing the element entirely, or by appropriately modifying the parameters.
- the digital gain control block 15 may be logically implemented within the transmit coding and power control block 4, by simultaneously modifying the level control of all the multiplicity of channels by the equivalent amount.
- each of the levels P2 and P3 is replaced by two parameters P2high and P2 iow and P3 i h and P3 low .
- the algorithm is such that, if PI is increasing P2high and P3 high are used; and, if PI is decreasing, then P2 ⁇ ow and P3 low are used.
- P2higt to be larger than P2 ⁇ ow and P3hi h to be greater than P3 lo .
- the value of P2 ⁇ ow must be greater than the value of P3high, to ensure that the adaptation process is disabled when the amplitude control 16 is not set to provide a maximum amplitude.
- the invention has a number of advantages. Firstly, the dynamic range requirements of the DAC converter 8 and the up-converter 9 are reduced, so that the power supply consumption of the transmitter is reduced. Moreover, by reducing the dynamic range requirements of the DAC 8, a cheaper device with less resolution may be employed. Secondly, the RF up-converter local oscillator leakage is attenuated by the analogue attenuator 16 as the output level is reduced, and the requirement for filtering or for oscillator leakage suppression is also reduced.
Landscapes
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Amplifiers (AREA)
- Transmitters (AREA)
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
EP02767602A EP1419573A1 (en) | 2001-08-21 | 2002-08-21 | Linearised radio transmitter |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0120307A GB2379109B (en) | 2001-08-21 | 2001-08-21 | Linearised radio transmitter |
GB0120307.4 | 2001-08-21 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2003019772A1 true WO2003019772A1 (en) | 2003-03-06 |
Family
ID=9920739
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB2002/003824 WO2003019772A1 (en) | 2001-08-21 | 2002-08-21 | Linearised radio transmitter |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP1419573A1 (en) |
CN (1) | CN1254911C (en) |
GB (1) | GB2379109B (en) |
WO (1) | WO2003019772A1 (en) |
Families Citing this family (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP1499015A1 (en) * | 2003-07-17 | 2005-01-19 | Siemens Aktiengesellschaft | Circuit and process for linearizing the characteristics of a GSM power amplifier |
JP4641715B2 (en) | 2003-11-14 | 2011-03-02 | 富士通株式会社 | Distortion compensation apparatus and radio base station |
US7590190B2 (en) * | 2004-11-10 | 2009-09-15 | Powerwave Technologies, Inc. | System and method for forward path gain control in a digital predistortion linearized transmitter |
JP2006174079A (en) * | 2004-12-15 | 2006-06-29 | Sony Corp | Audio signal processing method and apparatus |
FI20055355A0 (en) * | 2005-06-29 | 2005-06-29 | Nokia Corp | Method for data processing, pre-distortion arrangement, transmitter, network element and base station |
CN101114854B (en) * | 2006-07-28 | 2011-05-18 | 北京信威通信技术股份有限公司 | Linearized control device and method for power amplifier of time division duplex system |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5959499A (en) * | 1997-09-30 | 1999-09-28 | Motorola, Inc. | Predistortion system and method using analog feedback loop for look-up table training |
EP0961402A2 (en) * | 1998-05-27 | 1999-12-01 | Nokia Mobile Phones Ltd. | A transmitter |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CA2069476C (en) * | 1990-10-24 | 1996-12-17 | Stephen Vincent Cahill | An apparatus and method for varying a signal in a transmitter of a transceiver |
-
2001
- 2001-08-21 GB GB0120307A patent/GB2379109B/en not_active Expired - Fee Related
-
2002
- 2002-08-21 WO PCT/GB2002/003824 patent/WO2003019772A1/en not_active Application Discontinuation
- 2002-08-21 EP EP02767602A patent/EP1419573A1/en not_active Withdrawn
- 2002-08-21 CN CN 02816334 patent/CN1254911C/en not_active Expired - Fee Related
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5959499A (en) * | 1997-09-30 | 1999-09-28 | Motorola, Inc. | Predistortion system and method using analog feedback loop for look-up table training |
EP0961402A2 (en) * | 1998-05-27 | 1999-12-01 | Nokia Mobile Phones Ltd. | A transmitter |
Also Published As
Publication number | Publication date |
---|---|
CN1254911C (en) | 2006-05-03 |
GB2379109A (en) | 2003-02-26 |
CN1545759A (en) | 2004-11-10 |
EP1419573A1 (en) | 2004-05-19 |
GB0120307D0 (en) | 2001-10-17 |
GB2379109B (en) | 2005-07-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU2007211189B2 (en) | Supply voltage control for a power amplifier | |
US9628120B2 (en) | Adaptively controlled pre-distortion circuits for RF power amplifiers | |
US8433263B2 (en) | Wireless communication unit, integrated circuit and method of power control of a power amplifier therefor | |
US7970364B2 (en) | Strategy for using the envelope information within a closed loop power control system | |
US7894546B2 (en) | Replica linearized power amplifier | |
EP1884024A2 (en) | Dual voltage regulator for a supply voltage controlled power amplifier in a closed power control loop | |
US7904045B2 (en) | Phase detector comprising a switch configured to select a phase offset closest to a phase of an amplifier | |
US7570928B2 (en) | System and method for low delay corrective feedback power amplifier control | |
JP2010541326A (en) | Power amplifier controller having a polar transmitter | |
WO1997043824A1 (en) | Pre-post distortion amplifier | |
EP1518320B1 (en) | Efficient generation of radio frequency currents | |
US7170951B1 (en) | Device and method for predistorting a transmission signal to be transmitted via a nonlinear transmission path | |
US6937175B1 (en) | Amplifier linearization using delta-sigma predistortion | |
JP3985649B2 (en) | Transmission method and transmission apparatus | |
GB2337169A (en) | An adaptive predistorter for an amplifier | |
EP1419573A1 (en) | Linearised radio transmitter | |
WO2011148584A1 (en) | Transmission circuit and transmission method | |
JP2017188734A (en) | Amplifier device | |
Braithwaite | Low cost, low delay umts power amplifier using digital-controlled adaptive analog predistortion | |
KR100700102B1 (en) | A Method For Maintaining PAR Of Digital Transceiver | |
KR100983604B1 (en) | Apparatus of a Cartesian feedback linearization with improved efficiency | |
US6734733B2 (en) | Auxiliary amplifier in feedforward linearization amplification system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BY BZ CA CH CN CO CR CU CZ DE DM DZ EC EE ES FI GB GD GE GH HR HU ID IL IN IS JP KE KG KP KR LC LK LR LS LT LU LV MA MD MG MN MW MX MZ NO NZ OM PH PL PT RU SD SE SG SI SK SL TJ TM TN TR TZ UA UG US UZ VC VN YU ZA ZM Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VC VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ UG ZM ZW AM AZ BY KG KZ RU TJ TM AT BE BG CH CY CZ DK EE ES FI FR GB GR IE IT LU MC PT SE SK TR BF BJ CF CG CI GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002767602 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 20028163346 Country of ref document: CN |
|
WWP | Wipo information: published in national office |
Ref document number: 2002767602 Country of ref document: EP |
|
NENP | Non-entry into the national phase |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |
|
WWW | Wipo information: withdrawn in national office |
Ref document number: 2002767602 Country of ref document: EP |