WO2003009118A3 - Computer multiplexor - Google Patents

Computer multiplexor Download PDF

Info

Publication number
WO2003009118A3
WO2003009118A3 PCT/GB2002/003039 GB0203039W WO03009118A3 WO 2003009118 A3 WO2003009118 A3 WO 2003009118A3 GB 0203039 W GB0203039 W GB 0203039W WO 03009118 A3 WO03009118 A3 WO 03009118A3
Authority
WO
WIPO (PCT)
Prior art keywords
multiplexor
computer
computers
interfaces
keyboard
Prior art date
Application number
PCT/GB2002/003039
Other languages
French (fr)
Other versions
WO2003009118A2 (en
Inventor
Richard Middleton Hicks
Original Assignee
Qinetiq Ltd
Richard Middleton Hicks
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qinetiq Ltd, Richard Middleton Hicks filed Critical Qinetiq Ltd
Priority to AU2002345195A priority Critical patent/AU2002345195A1/en
Publication of WO2003009118A2 publication Critical patent/WO2003009118A2/en
Publication of WO2003009118A3 publication Critical patent/WO2003009118A3/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/03—Arrangements for converting the position or the displacement of a member into a coded form
    • G06F3/033—Pointing devices displaced or positioned by the user, e.g. mice, trackballs, pens or joysticks; Accessories therefor
    • G06F3/038—Control and interface arrangements therefor, e.g. drivers or device-embedded control circuitry
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F21/00—Security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F21/70—Protecting specific internal or peripheral components, in which the protection of a component leads to protection of the entire computer
    • G06F21/82—Protecting input, output or interconnection devices
    • G06F21/83—Protecting input, output or interconnection devices input devices, e.g. keyboards, mice or controllers thereof
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
    • G06F3/02—Input arrangements using manually operated switches, e.g. using keyboards or dials
    • G06F3/023—Arrangements for converting discrete items of information into a coded form, e.g. arrangements for interpreting keyboard generated codes as alphanumeric codes, operand codes or instruction codes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2221/00—Indexing scheme relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/21—Indexing scheme relating to G06F21/00 and subgroups addressing additional information or applications relating to security arrangements for protecting computers, components thereof, programs or data against unauthorised activity
    • G06F2221/2143—Clearing memory, e.g. to prevent the data from being stolen

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • Computer Security & Cryptography (AREA)
  • Software Systems (AREA)
  • Multi Processors (AREA)
  • Input From Keyboards Or The Like (AREA)

Abstract

A computer multiplexor (100) connects a keyboard (12) and mouse (14) via interfaces (24, 22) to configuration stores (32, 34) and link enable devices (40,42) respectively. The stores (32, 34) and link enable devices (40,42) are connected to keyboard/mouse port interfaces (29, 30) respectively, and these interfaces are connected to respective computers (16, 18). Certain of the connections (e.g. 56 to 62m, 72 to 76) are unidirectional: they provide for arranged to inhibit communication between the plurality of computers (16 or 18) while providing for necessary data flow to and from one of the plurality of computers (16 or 18) selected for operation in conjunction with the multiplexor (10).
PCT/GB2002/003039 2001-07-14 2002-07-02 Computer multiplexor WO2003009118A2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU2002345195A AU2002345195A1 (en) 2001-07-14 2002-07-02 Computer multiplexor

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB0117243A GB0117243D0 (en) 2001-07-14 2001-07-14 Computer multiplexor
GB0117243.6 2001-07-14

Publications (2)

Publication Number Publication Date
WO2003009118A2 WO2003009118A2 (en) 2003-01-30
WO2003009118A3 true WO2003009118A3 (en) 2003-08-14

Family

ID=9918532

Family Applications (1)

Application Number Title Priority Date Filing Date
PCT/GB2002/003039 WO2003009118A2 (en) 2001-07-14 2002-07-02 Computer multiplexor

Country Status (3)

Country Link
AU (1) AU2002345195A1 (en)
GB (1) GB0117243D0 (en)
WO (1) WO2003009118A2 (en)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4822154B2 (en) 2005-07-29 2011-11-24 株式会社吉野工業所 Container with in-mold label and molding method thereof
FR2906905B1 (en) * 2006-10-06 2008-12-19 Thales Sa METHOD AND DEVICE FOR SECURING SWITCHES BETWEEN SEVERAL COMPUTER SYSTEMS
CN102239674B (en) 2008-08-19 2017-04-19 高赛科实验室公司 Isolated multi-network computer system and apparatus
CA2799932C (en) * 2010-05-20 2018-11-27 High Sec Labs Ltd. Computer motherboard having peripheral security functions
WO2012095852A2 (en) * 2011-01-16 2012-07-19 High Sec Labs Ltd. Secure km switch
US9665525B2 (en) 2014-06-09 2017-05-30 High Sec Labs Ltd. Multi-host docking device
US20150365237A1 (en) 2014-06-17 2015-12-17 High Sec Labs Ltd. Usb security gateway
IL275024B (en) 2020-05-31 2021-12-01 High Sec Labs Ltd Modular kvm system
US10922246B1 (en) 2020-07-13 2021-02-16 High Sec Labs Ltd. System and method of polychromatic identification for a KVM switch
US11334173B2 (en) 2020-07-13 2022-05-17 High Sec Labs Ltd. System and method of polychromatic identification for a KVM switch

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4233589A (en) * 1979-05-25 1980-11-11 Xerox Corporation Active T-coupler for fiber optic local networks which permits collision detection
US5499377A (en) * 1993-05-03 1996-03-12 Designed Enclosures, Inc. Multi-computer access switching system
AU698314B3 (en) * 1997-10-02 1998-10-29 Compucat Research Pty Limited Improved data switch
EP0982663A2 (en) * 1998-08-28 2000-03-01 Matsushita Electric Industrial Co., Ltd. USB hub and display device
US6108787A (en) * 1995-03-31 2000-08-22 The Commonwealth Of Australia Method and means for interconnecting different security level networks
WO2001015130A1 (en) * 1999-08-25 2001-03-01 Apex Inc. Terminal emulator for interfacing between a communications port and a kvm switch
US6256014B1 (en) * 1999-05-06 2001-07-03 Avocent Corporation Mouse ranking system for multiple users

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4233589A (en) * 1979-05-25 1980-11-11 Xerox Corporation Active T-coupler for fiber optic local networks which permits collision detection
US5499377A (en) * 1993-05-03 1996-03-12 Designed Enclosures, Inc. Multi-computer access switching system
US6108787A (en) * 1995-03-31 2000-08-22 The Commonwealth Of Australia Method and means for interconnecting different security level networks
AU698314B3 (en) * 1997-10-02 1998-10-29 Compucat Research Pty Limited Improved data switch
EP0982663A2 (en) * 1998-08-28 2000-03-01 Matsushita Electric Industrial Co., Ltd. USB hub and display device
US6256014B1 (en) * 1999-05-06 2001-07-03 Avocent Corporation Mouse ranking system for multiple users
WO2001015130A1 (en) * 1999-08-25 2001-03-01 Apex Inc. Terminal emulator for interfacing between a communications port and a kvm switch

Also Published As

Publication number Publication date
GB0117243D0 (en) 2001-09-05
WO2003009118A2 (en) 2003-01-30
AU2002345195A1 (en) 2003-03-03

Similar Documents

Publication Publication Date Title
US8140734B2 (en) Asynchronous/synchronous switching of console devices and peripheral devices
WO2004064324A8 (en) Port adapter network-analyzer
WO2002079990A3 (en) Apparatus and methods for fault-tolerant computing using a switching fabric
WO2002082213A3 (en) Portable computer
WO2004072795A3 (en) System, method, and computer program for interfacing an expert system to a clinical information system
WO2004059288A3 (en) Isolated communication sample processing system and methods of biological slide processing
WO2003009118A3 (en) Computer multiplexor
EP1054348A3 (en) Volume rendering integrated circuit
WO2004038554A3 (en) System with multiple path fail over, fail back and load balancing
WO2003026216A1 (en) Network information processing system and network information processing method
TW200619972A (en) High performance computing system and method
EP1183608A4 (en) Interconnection architecture for managing multiple low bandwidth connections over a high bandwidth link
WO2004042561A3 (en) Pipeline accelerator having multiple pipeline units and related computing machine and method
EP1439453A3 (en) SAN/NAS integrated storage system
TW200634542A (en) A KVM switch with an integrated network hub
WO2004045168A3 (en) Flow control in a network environment
DE60125165D1 (en) STORAGE UNIT FOR COMPUTER
AU2003222411A1 (en) Access to a wide memory
WO2006102904A3 (en) Table based distributed control for a network of consumer electronics
WO2003036874A3 (en) Communication system
WO2009054525A1 (en) I/o connection system and i/o connection method
WO2001098870A3 (en) Notebook computer keyboard system
TW200506644A (en) Data integration system with programmatic source and target interfaces
AU2003214554A1 (en) Vliw processor with data spilling means
WO2002059758A3 (en) Flexible network interfaces and flexible data clocking

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A2

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW

AL Designated countries for regional patents

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG

Kind code of ref document: A2

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE BG CH CY CZ DE DK EE ES FI FR GB GR IE IT LU MC NL PT SE SK TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG US

121 Ep: the epo has been informed by wipo that ep was designated in this application
REG Reference to national code

Ref country code: DE

Ref legal event code: 8642

122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WWW Wipo information: withdrawn in national office

Country of ref document: JP