WO2002099565A2 - System and method for achieving display uniformity in matrix addressed displays - Google Patents
System and method for achieving display uniformity in matrix addressed displays Download PDFInfo
- Publication number
- WO2002099565A2 WO2002099565A2 PCT/US2002/016977 US0216977W WO02099565A2 WO 2002099565 A2 WO2002099565 A2 WO 2002099565A2 US 0216977 W US0216977 W US 0216977W WO 02099565 A2 WO02099565 A2 WO 02099565A2
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- video signal
- subpixel
- coefficient
- register
- display
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
- G09G3/2092—Details of a display terminals using a flat panel, the details relating to the control arrangement of the display terminal and to the interfaces thereto
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
- G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0233—Improving the luminance or brightness uniformity across the screen
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/02—Improving the quality of display appearance
- G09G2320/0285—Improving the quality of display appearance using tables for spatial correction of display data
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2320/00—Control of display operating conditions
- G09G2320/06—Adjustment of display parameters
- G09G2320/0693—Calibration of display systems
Definitions
- This invention relates generally to flat panel display technology and, more specifically, to achieving display uniformity in matrix addressed displays.
- CTR cathode ray tube
- the Liquid Crystal Display (LCD); the Field Emission Display (FED); the Vacuum Cathodoluminescent Display (VCD); the light emitting diode display (LEDD); and the plasma display all exist as flat-screen alternatives to the CRT.
- the flat shape paradigm forces a departure from a central source of the screen image.
- the flat-screen in every instance, exists as an amalgam of autonomous or nearly autonomous cells.
- an LCD is a thin envelope containing cells or pixels of liquid crystals.
- each individual cell contains most of the electrical elements necessary to display only the single pixel.
- Each flat-screen display technology comprises pixels that either illuminate or shift from clear to translucent, independently from their neighboring pixels, under the influence of an electric field. Every one of the flat-screen alternatives currently in use and in development relies upon matrix addressing to deliver a potential to create an electric field corresponding to the pixel.
- the geometry of these displays dictates the use of matrix addressing. This geometry arranges the pixel elements of the display in discrete rows and columns. Matrix addressing defines the address of a pixel by its row and column.
- a display driver delivers a voltage potential to a pixel by initiating a circuit through a pixel's particular row and column. The circuit is only complete at the site of the pixel.
- the display generates an image by sending a discrete voltage potential to each pixel.
- Each pixel, along with the electrodes that generate the electric field within the pixel cell must be nearly microscopic in order to generate a high-resolution display. While the engineering necessary to properly form these electrodes is on a somewhat molecular scale, it still results in perceptible variation in electrode geometry from one pixel to the next. As a result of variation in the electrode geometry, an equal potential addressed to each pixel, in turn, results in great variation in electric field intensity across the screen.
- the present invention is a system, method, and computer program product for improving the output of a flat panel display.
- the system includes a processor that receives a luminance value for a subpixel and retrieves an output coefficient according to the address associated with the subpixel.
- the processor generates a new luminance value for the subpixel according to the received luminance value and the retrieved output coefficient and sends the generated new luminance value to a display driver.
- the display driver drives the display components according to the new luminance value. Therefore, in this manner any section or single element of a display can be compensated to present a normal range of output values.
- output coefficients are determined for each subpixel of the display according to a known applied luminance value and a display result of the applied luminance value.
- the invention provides a system and method for compensating for display inconsistencies determined at production time, such as tiger striping, filament drop that occurs at the edge of a display, and any other inconsistencies in a display panel.
- FIGURE 1 is a block diagram of the digital embodiment of the system
- FIGURE 2 portrays the exemplar look-up tables for solving polynomial compensation equations
- FIGURE 3 is a block diagram of the embodiment of the system capable of equalizing an analog video signal
- FIGURE 4 is a schematic displaying the multiplying amplifier function within the compensation processor
- FIGURE 5 is a flow diagram of the measurement process necessary to derive the compensation curve endemic to the particular family of display in question;
- FIGURE 6 is a flow diagram of the process of deriving coefficients for a compensation curve described by an n-order polynomial.
- FIGURE 7 is a flow diagram of the process of generating a compensated video signal according to the coefficients stored in association with each pixel.
- the instant invention seeks to compensate the luminance response of individual pixels in a matrix-addressed display in order to achieve a uniform luminance across the display.
- the invention is able to tailor the luminance to a uniform standard across the display.
- Displays have characteristic luminance response curves that are determined by the physical configuration of electrodes within the individual pixels.
- the instant invention compensates for luminance response by approximating a luminance response curve by a polynomial.
- the invention stores a unique set of coefficients of a compensation polynomial in association with each pixel of the display.
- the invention solves the compensation polynomial based upon the incoming video signal voltage and the retrieved coefficients, and, thus, compensates the voltage addressed to a particular pixel.
- Look-up tables aid the invention in the rapid and economical solving of the compensation polynomial.
- FIGURE 1 shows a digital signal system 20 embodiment of the instant invention.
- the system 20 includes a logical word stripper 25, a compensation coefficient handler 30, a coefficient register 40, a user setting register 45, a multiplication look-up table register 65, and a compensation processor 75.
- the logical word stripper 25 is coupled to the compensation coefficient handler 30 and the compensation processor 75.
- the compensation coefficient handler 30 is also coupled to the coefficient register 40, the user setting register 45, and the compensation processor 75.
- the multiplication look-up table register 65 is coupled to the compensation processor 75.
- An incoming video signal includes a signal voltage value and an address for the pixel destination for that voltage value.
- the address for the pixel may be incomplete but augmented by video signal timing.
- the address (i.e., pixel address) of the destinations for each of the voltage values is readily ascertainable in the logical word stripper 25 that receives the video signal.
- the logical word stripper 25 sends the ascertained pixel address to the compensation coefficient handler 30.
- the compensation coefficient handler 30 simply retrieves an ordered set of coefficients from the coefficient register 40 according to the pixel address and user settings stored in the user setting register 45.
- the user setting register 45 allows users by any appropriate device, e.g.
- the compensation coefficient handler 30 presents the ordered set of compensation coefficients to the compensation processor 75.
- the compensation processor 75 receives the ordered set of coefficients from the compensation coefficient handler 30 in coordination with receiving the addressed video signal from the logical word stripper 25.
- the compensation processor 75 solves this polynomial with the aid of a multiplication look-up table register 65.
- the compensation processor 75 retrieves a product of the video signal voltage value and the first coefficient from the multiplication look-up table register 65 (e.g., ROM).
- the manufacturer stores in the look-up table the products of the compensation coefficients along with each possible input grayscale value. Also stored are the square and the cube of each possible grayscale value as appropriate according to the specific polynomial chosen to approximate the characteristic luminance curve for the display.
- the compensation processor 75 solves for a compensated video signal voltage value.
- the compensation processor 75 sends this compensated video signal voltage value along with the pixel address in appropriate combination as initially received.
- the instant invention seamlessly compensates the input video signal, i.e. the video signal is functionally identical to the incoming signal with the exception of the compensated video signal voltage value.
- Display drivers (not shown) within the display will send a compensated voltage to the pixel, assuring uniform luminance over the display.
- FIGURES 2A, B display two exemplars of the form of the look-up tables held in the multiplying look-up table 65. It is noted that rather than to add another multiple to each of the terms of the polynomial, requiring additional floating-point multiplication processes, this simpler solution assures faster, simpler, and cheaper processing. No floating-point multiplication is required.
- FIGURE 3 displays the embodiment of the system capable of equalizing an analog video signal. While an incoming video signal 120 is presented as a voltage rather than a voltage value, an address is still discemable due to synchronous timing signals within the video signal, such as NTSC, PAL or other formatted broadcast signals.
- a signal synchronization matrix-address generator 125 analyzes the input video signal for timing information (address) and sends the timing information to a compensation coefficient handler 130.
- the compensation coefficient handler 130, a compensation coefficient register 140, and a user setting register 145 function similar to the digital signal embodiment.
- the compensation processor 175 converts the analog signal into a digital voltage value, solely for solving the compensation polynomial just as is described in the preferred digital embodiment of the processor.
- the compensation processor 175 similarly uses a multiplication look-up table register 165 to avoid the necessity of floating-point multiplication as in the digital embodiment.
- the compensation processor 175 supplies a voltage according to the solved polynomial.
- This embodiment allows the compensation processor 175 to avoid any use of an analog-to-digital conversion and the multiplication look-up table register 165. Because an analog video signal includes the video signal information, multiplication must occur to produce an analog output. Rather than to convert from analog to digital and digital back to analog, the compensation processor 175 can solve the linear equation without such a conversion.
- FIGURE 4 displays one way such a multiplier amplifier might work.
- the compensation processor 175 sends a second coefficient from the ordered set of coefficients from the compensation coefficient handler 130 to a bank of precisely regulated amplifiers.
- the least significant binary digit is sent to energize or not energize a ones amplifier 182 according to the digit 0 or 1.
- the output voltage of the ones amplifier 182 will be exactly the same as the input voltage.
- a twos amplifier 184 doubles the input voltage according to the next most significant digit of the multiplication word.
- a fours amplifier 186, and an eights amplifier 188 each work similarly by multiplying the signal by four and by eight respectively.
- Non-integral value coefficients are handled similarly with amplifies that halve and quarter the intensity of the inbound video signal voltage.
- An adding amplifier 190 sums the signals in analog fashion to produce a resulting voltage.
- FIGURE 5 represents a method of calibration of any given matrix-addressed flat panel display. As it is, the luminance response of every pixel that the instant invention seeks to equalize, that response must be measured for each pixel in the display. To do so, the pixel must be driven at known potential values in order to evaluate the luminance response to each of those known potential values, at block 212. Once driven and illuminated by a known potential, the luminance response to that potential is measured, at block 214.
- a third method of measuring the luminance of a driven display involves a calibrated Charge Coupled Device (CCD).
- CCD Charge Coupled Device
- a CCD is a light sensitive silicon solid-state device composed of many small pixels. The CCD electronics converts light received from the measured pixel into a charge pulse then measures that charge pulse and represents the pulse by a value. The value usually ranges from 0 (no light) to 65,535 (very intense light). For measurement purposes, CCD optics would be focused at a range to have a one to one ratio between the sub-pixels of the display and those of the CCD.
- the acquired luminance response value is stored in association with the pixel address and the potential level that generated that luminance response, at block 220.
- the type of display and economic factors will determine the appropriate compensation curve for that display.
- the compensation curve will dictate the appropriate number of potential values necessary to fix that curve according to statistical methods. According to the number of potential values deemed appropriate, the measurement continues in order to fix the suitable approximation of luminance response curve for the measured pixel at blocks 223 and 225.
- a luminance response value is again stored in association with the pixel address and the potential value according to each iteration. When the pixel's luminance response to each applied potential has been measured and stored, measurement moves to the next pixel in order at blocks 227, 229.
- the compensation process proceeds according to the stored luminance response values as portrayed in FIGURE 6.
- the luminance response of a single pixel is plotted according to the anticipated curve characteristic to the particular display at block 251.
- Statistical methods such as LaGrange Polynomial expansion determines the coefficients necessary to fit a higher order polynomial to the luminance curve at block 253. Again, as above, the type of display and economic factors will determine the order of the compensation polynomial.
- the compensation coefficients are then stored on suitable non-volatile memory, such as a PROM or EPROM, in association with a corresponding pixel address at block 255.
- the process continues at blocks 260 and 265 until the non-volatile memory contains an ordered coefficient set for each pixel of the subject display.
- FIGURE 7 portrays the instant invention in operation. Unlike the preceding steps that might occur on the test bench of a manufacturer or other entity, the operation step occurs entirely within the system embodiments described above. In either the digital- or the analog-video signal embodiments, the system receives a video signal at block 270.
- the address of a pixel to be illuminated is determined at block 275.
- the coefficients are retrieved according to that address and the user settings at block 280. As indicated above, the user may select one of the distinct display settings that have generated distinct tables of coefficients.
- the set of coefficients retrieved will determine the polynomial value when solved for the compensated voltage at block 285.
- the invention supplies a voltage corresponding with the solved polynomial value to the pixel at block 290. For as long as the video signal continues, the invention illuminates pixel after pixel in a similar fashion at block 295.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
Description
Claims
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US29524301P | 2001-06-01 | 2001-06-01 | |
US60/295,243 | 2001-06-01 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002099565A2 true WO2002099565A2 (en) | 2002-12-12 |
Family
ID=23136848
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2002/016977 WO2002099565A2 (en) | 2001-06-01 | 2002-05-31 | System and method for achieving display uniformity in matrix addressed displays |
Country Status (1)
Country | Link |
---|---|
WO (1) | WO2002099565A2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9070316B2 (en) | 2004-10-25 | 2015-06-30 | Barco Nv | Optical correction for high uniformity panel lights |
-
2002
- 2002-05-31 WO PCT/US2002/016977 patent/WO2002099565A2/en not_active Application Discontinuation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9070316B2 (en) | 2004-10-25 | 2015-06-30 | Barco Nv | Optical correction for high uniformity panel lights |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7317462B2 (en) | Method for luminance compensation of liquid crystal display and its device | |
KR100758295B1 (en) | Gamma correction device and display apparatus including the same and method for gamma correction thereof | |
US7148869B2 (en) | Driving circuit of a liquid crystal display and relating driving method | |
US20070063927A1 (en) | Method of driving plasma display panel and apparatus thereof | |
KR100774370B1 (en) | A display | |
EP1727113A1 (en) | Display and displaying method | |
CN100397451C (en) | Method and apparatus for calculating an average picture level and plasma display using the same | |
US6911785B2 (en) | Plasma display panel with gray level white balance device | |
US6281944B1 (en) | Apparatus and method for correcting non-linear characteristics in display device | |
US6249115B1 (en) | Method of controlling brightness and contrast in a raster scan digital oscilloscope | |
US20060001369A1 (en) | Image display method and image display device | |
WO2002099565A2 (en) | System and method for achieving display uniformity in matrix addressed displays | |
US8184131B2 (en) | System for dynamic gamma correction of non-uniform frequency clocks and method therefor | |
EP1538595B1 (en) | Driving circuit of a liquid crystal display and driving method thereof | |
US8035651B2 (en) | Method of adjusting displaying state of display apparatus | |
US6975289B1 (en) | Active correction technique for a magnetic matrix display | |
KR20030008692A (en) | Apparatus and Method for Driving of Metal Insulator Metal Field Emission Display | |
US20060077199A1 (en) | Dynamic level-adjustment compensation circuit and method for dynamic level-adjustment compensation | |
KR20070052084A (en) | Display device | |
KR100965577B1 (en) | The Liquid Crystal Display Device and the method for driving the same | |
KR100537233B1 (en) | Equipment disposing Image of Plasma Display Panel | |
KR830002091B1 (en) | System for uniformly providing the image of the display device | |
WO2002099747A2 (en) | Apparatus for improving display uniformity in thermionic filament cathode vacuum displays | |
JP2004264423A (en) | Planar display device, display driving circuit and method | |
WO2013024716A1 (en) | Liquid crystal drive circuit, liquid crystal display device, and television reception device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ OM PH PL PT RO RU SD SE SG SI SK SL TJ TM TN TR TT TZ UA UG US UZ VN YU ZA ZM ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZM ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWW | Wipo information: withdrawn in national office |
Ref document number: 2002312150 Country of ref document: AU |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
NENP | Non-entry into the national phase in: |
Ref country code: JP |
|
WWW | Wipo information: withdrawn in national office |
Country of ref document: JP |