WO2002050700A3 - Processor architecture - Google Patents
Processor architecture Download PDFInfo
- Publication number
- WO2002050700A3 WO2002050700A3 PCT/GB2001/004685 GB0104685W WO0250700A3 WO 2002050700 A3 WO2002050700 A3 WO 2002050700A3 GB 0104685 W GB0104685 W GB 0104685W WO 0250700 A3 WO0250700 A3 WO 0250700A3
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- processing element
- signal line
- value
- port
- logic state
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3243—Power saving in microcontroller unit
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
- G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3824—Operand accessing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- Computing Systems (AREA)
- Multi Processors (AREA)
- Advance Control (AREA)
- Bus Control (AREA)
- Power Sources (AREA)
- Information Transfer Systems (AREA)
Abstract
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002551728A JP4241045B2 (en) | 2000-12-19 | 2001-10-19 | Processor architecture |
AU2001295768A AU2001295768A1 (en) | 2000-12-19 | 2001-10-19 | Processor architecture |
US10/450,615 US8386752B2 (en) | 2000-12-19 | 2001-10-19 | Processor architecture |
EP01976500A EP1377911A2 (en) | 2000-12-19 | 2001-10-19 | Processor architecture |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB0030994.8 | 2000-12-19 | ||
GB0030994A GB2370381B (en) | 2000-12-19 | 2000-12-19 | Processor architecture |
Publications (2)
Publication Number | Publication Date |
---|---|
WO2002050700A2 WO2002050700A2 (en) | 2002-06-27 |
WO2002050700A3 true WO2002050700A3 (en) | 2003-11-06 |
Family
ID=9905411
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/GB2001/004685 WO2002050700A2 (en) | 2000-12-19 | 2001-10-19 | Processor architecture |
Country Status (7)
Country | Link |
---|---|
US (1) | US8386752B2 (en) |
EP (1) | EP1377911A2 (en) |
JP (2) | JP4241045B2 (en) |
CN (1) | CN1316402C (en) |
AU (1) | AU2001295768A1 (en) |
GB (1) | GB2370381B (en) |
WO (1) | WO2002050700A2 (en) |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8849340B2 (en) | 2009-05-07 | 2014-09-30 | Intel Corporation | Methods and devices for reducing interference in an uplink |
US8862076B2 (en) | 2009-06-05 | 2014-10-14 | Intel Corporation | Method and device in a communication network |
US8892154B2 (en) | 2009-06-05 | 2014-11-18 | Intel Corporation | Method and device in a communication network |
US8904148B2 (en) | 2000-12-19 | 2014-12-02 | Intel Corporation | Processor architecture with switch matrices for transferring data along buses |
US9107136B2 (en) | 2010-08-16 | 2015-08-11 | Intel Corporation | Femtocell access control |
Families Citing this family (61)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB2390506B (en) | 2001-02-14 | 2005-03-23 | Clearspeed Technology Ltd | An interconnection system |
DE60228223D1 (en) * | 2001-03-02 | 2008-09-25 | Mtekvisiomn Co Ltd | AN ARRANGEMENT TO ACCESS ACCESS IN A DATA PROCESSOR |
US7185174B2 (en) * | 2001-03-02 | 2007-02-27 | Mtekvision Co., Ltd. | Switch complex selectively coupling input and output of a node in two-dimensional array to four ports and using four switches coupling among ports |
GB2396446B (en) | 2002-12-20 | 2005-11-16 | Picochip Designs Ltd | Array synchronization |
US20070186076A1 (en) * | 2003-06-18 | 2007-08-09 | Jones Anthony M | Data pipeline transport system |
JP2007526539A (en) * | 2003-06-18 | 2007-09-13 | アンブリック, インコーポレイテッド | Integrated circuit development system |
EP1709549A2 (en) * | 2004-01-22 | 2006-10-11 | Koninklijke Philips Electronics N.V. | A dynamically reconfigurable signal processing apparatus and method for use in a high speed digital communication system |
JP4989899B2 (en) * | 2006-01-27 | 2012-08-01 | ルネサスエレクトロニクス株式会社 | Semiconductor processing unit |
US7934075B2 (en) | 2006-02-16 | 2011-04-26 | Vns Portfolio Llc | Method and apparatus for monitoring inputs to an asyncrhonous, homogenous, reconfigurable computer array |
DE602007011841D1 (en) * | 2006-02-16 | 2011-02-24 | Vns Portfolio Llc | Execution of instructions directly from the input source |
EP1821211A3 (en) * | 2006-02-16 | 2008-06-18 | Technology Properties Limited | Cooperative multitasking method in a multiprocessor system |
TW200813744A (en) * | 2006-02-16 | 2008-03-16 | Technology Properties Ltd | Asynchronous computer communication |
US7617383B2 (en) | 2006-02-16 | 2009-11-10 | Vns Portfolio Llc | Circular register arrays of a computer |
US8099583B2 (en) * | 2006-08-23 | 2012-01-17 | Axis Semiconductor, Inc. | Method of and apparatus and architecture for real time signal processing by switch-controlled programmable processor configuring and flexible pipeline and parallel processing |
US7788471B2 (en) * | 2006-09-18 | 2010-08-31 | Freescale Semiconductor, Inc. | Data processor and methods thereof |
US7856246B2 (en) * | 2007-03-21 | 2010-12-21 | Nokia Corporation | Multi-cell data processor |
US7555637B2 (en) | 2007-04-27 | 2009-06-30 | Vns Portfolio Llc | Multi-port read/write operations based on register bits set for indicating select ports and transfer directions |
US8078833B2 (en) * | 2008-05-29 | 2011-12-13 | Axis Semiconductor, Inc. | Microprocessor with highly configurable pipeline and executional unit internal hierarchal structures, optimizable for different types of computational functions |
US8181003B2 (en) * | 2008-05-29 | 2012-05-15 | Axis Semiconductor, Inc. | Instruction set design, control and communication in programmable microprocessor cores and the like |
US8150902B2 (en) | 2009-06-19 | 2012-04-03 | Singular Computing Llc | Processing with compact arithmetic processing element |
EP2284693A1 (en) * | 2009-08-03 | 2011-02-16 | C.R.F. Società Consortile per Azioni | Wait instruction |
GB2489716B (en) | 2011-04-05 | 2015-06-24 | Intel Corp | Multimode base system |
US10157060B2 (en) | 2011-12-29 | 2018-12-18 | Intel Corporation | Method, device and system for control signaling in a data path module of a data stream processing engine |
US9235382B2 (en) * | 2013-09-20 | 2016-01-12 | Microsoft Technology Licensing, Llc | Input filters and filter-driven input processing |
US10331583B2 (en) | 2013-09-26 | 2019-06-25 | Intel Corporation | Executing distributed memory operations using processing elements connected by distributed channels |
US9606573B1 (en) * | 2014-09-30 | 2017-03-28 | Altera Corporation | Configurable clock grid structures |
US10402168B2 (en) | 2016-10-01 | 2019-09-03 | Intel Corporation | Low energy consumption mantissa multiplication for floating point multiply-add operations |
US10572376B2 (en) | 2016-12-30 | 2020-02-25 | Intel Corporation | Memory ordering in acceleration hardware |
US10416999B2 (en) | 2016-12-30 | 2019-09-17 | Intel Corporation | Processors, methods, and systems with a configurable spatial accelerator |
US10474375B2 (en) | 2016-12-30 | 2019-11-12 | Intel Corporation | Runtime address disambiguation in acceleration hardware |
US10558575B2 (en) | 2016-12-30 | 2020-02-11 | Intel Corporation | Processors, methods, and systems with a configurable spatial accelerator |
US10467183B2 (en) | 2017-07-01 | 2019-11-05 | Intel Corporation | Processors and methods for pipelined runtime services in a spatial array |
US10469397B2 (en) | 2017-07-01 | 2019-11-05 | Intel Corporation | Processors and methods with configurable network-based dataflow operator circuits |
US10445234B2 (en) | 2017-07-01 | 2019-10-15 | Intel Corporation | Processors, methods, and systems for a configurable spatial accelerator with transactional and replay features |
US10515046B2 (en) | 2017-07-01 | 2019-12-24 | Intel Corporation | Processors, methods, and systems with a configurable spatial accelerator |
US10445451B2 (en) | 2017-07-01 | 2019-10-15 | Intel Corporation | Processors, methods, and systems for a configurable spatial accelerator with performance, correctness, and power reduction features |
US10387319B2 (en) | 2017-07-01 | 2019-08-20 | Intel Corporation | Processors, methods, and systems for a configurable spatial accelerator with memory system performance, power reduction, and atomics support features |
US10515049B1 (en) | 2017-07-01 | 2019-12-24 | Intel Corporation | Memory circuits and methods for distributed memory hazard detection and error recovery |
US11086816B2 (en) | 2017-09-28 | 2021-08-10 | Intel Corporation | Processors, methods, and systems for debugging a configurable spatial accelerator |
US10496574B2 (en) | 2017-09-28 | 2019-12-03 | Intel Corporation | Processors, methods, and systems for a memory fence in a configurable spatial accelerator |
US10380063B2 (en) | 2017-09-30 | 2019-08-13 | Intel Corporation | Processors, methods, and systems with a configurable spatial accelerator having a sequencer dataflow operator |
US10445098B2 (en) * | 2017-09-30 | 2019-10-15 | Intel Corporation | Processors and methods for privileged configuration in a spatial array |
GB2569276B (en) * | 2017-10-20 | 2020-10-14 | Graphcore Ltd | Compiler method |
US10445250B2 (en) | 2017-12-30 | 2019-10-15 | Intel Corporation | Apparatus, methods, and systems with a configurable spatial accelerator |
US10417175B2 (en) | 2017-12-30 | 2019-09-17 | Intel Corporation | Apparatus, methods, and systems for memory consistency in a configurable spatial accelerator |
US10565134B2 (en) | 2017-12-30 | 2020-02-18 | Intel Corporation | Apparatus, methods, and systems for multicast in a configurable spatial accelerator |
US10564980B2 (en) | 2018-04-03 | 2020-02-18 | Intel Corporation | Apparatus, methods, and systems for conditional queues in a configurable spatial accelerator |
US11307873B2 (en) | 2018-04-03 | 2022-04-19 | Intel Corporation | Apparatus, methods, and systems for unstructured data flow in a configurable spatial accelerator with predicate propagation and merging |
US10853073B2 (en) | 2018-06-30 | 2020-12-01 | Intel Corporation | Apparatuses, methods, and systems for conditional operations in a configurable spatial accelerator |
US10891240B2 (en) | 2018-06-30 | 2021-01-12 | Intel Corporation | Apparatus, methods, and systems for low latency communication in a configurable spatial accelerator |
US11200186B2 (en) | 2018-06-30 | 2021-12-14 | Intel Corporation | Apparatuses, methods, and systems for operations in a configurable spatial accelerator |
US10459866B1 (en) | 2018-06-30 | 2019-10-29 | Intel Corporation | Apparatuses, methods, and systems for integrated control and data processing in a configurable spatial accelerator |
US20200057645A1 (en) | 2018-08-16 | 2020-02-20 | Tachyum Ltd. | System and method for location aware processing |
US10678724B1 (en) | 2018-12-29 | 2020-06-09 | Intel Corporation | Apparatuses, methods, and systems for in-network storage in a configurable spatial accelerator |
US10565036B1 (en) | 2019-02-14 | 2020-02-18 | Axis Semiconductor, Inc. | Method of synchronizing host and coprocessor operations via FIFO communication |
US10817291B2 (en) | 2019-03-30 | 2020-10-27 | Intel Corporation | Apparatuses, methods, and systems for swizzle operations in a configurable spatial accelerator |
US10965536B2 (en) | 2019-03-30 | 2021-03-30 | Intel Corporation | Methods and apparatus to insert buffers in a dataflow graph |
US11029927B2 (en) | 2019-03-30 | 2021-06-08 | Intel Corporation | Methods and apparatus to detect and annotate backedges in a dataflow graph |
US10915471B2 (en) | 2019-03-30 | 2021-02-09 | Intel Corporation | Apparatuses, methods, and systems for memory interface circuit allocation in a configurable spatial accelerator |
US11037050B2 (en) | 2019-06-29 | 2021-06-15 | Intel Corporation | Apparatuses, methods, and systems for memory interface circuit arbitration in a configurable spatial accelerator |
US11907713B2 (en) | 2019-12-28 | 2024-02-20 | Intel Corporation | Apparatuses, methods, and systems for fused operations using sign modification in a processing element of a configurable spatial accelerator |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0973099A2 (en) * | 1994-09-13 | 2000-01-19 | Lockheed Martin Corporation | Parallel data processor |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS61123968A (en) | 1984-11-20 | 1986-06-11 | Mitsubishi Electric Corp | Data transmitting device |
DE68926783T2 (en) * | 1988-10-07 | 1996-11-28 | Martin Marietta Corp | PARALLEL DATA PROCESSOR |
US5734921A (en) * | 1990-11-13 | 1998-03-31 | International Business Machines Corporation | Advanced parallel array processor computer package |
JPH05181816A (en) * | 1992-01-07 | 1993-07-23 | Hitachi Ltd | Parallel data processor and microprocessor |
JPH0954761A (en) * | 1995-08-15 | 1997-02-25 | Sony Corp | Digital signal processor and information processing system |
US5960211A (en) * | 1995-12-15 | 1999-09-28 | Hughes Aircraft | Data formatting method and apparatus for a data processing array |
US5903771A (en) * | 1996-01-16 | 1999-05-11 | Alacron, Inc. | Scalable multi-processor architecture for SIMD and MIMD operations |
JPH09223011A (en) * | 1996-02-19 | 1997-08-26 | San Graphics:Kk | Arithmetic unit |
US5926640A (en) * | 1996-11-01 | 1999-07-20 | Digital Equipment Corporation | Skipping clock interrupts during system inactivity to reduce power consumption |
US6023753A (en) * | 1997-06-30 | 2000-02-08 | Billion Of Operations Per Second, Inc. | Manifold array processor |
JP3738128B2 (en) | 1998-03-25 | 2006-01-25 | シャープ株式会社 | Data-driven information processing device |
GB2370380B (en) * | 2000-12-19 | 2003-12-31 | Picochip Designs Ltd | Processor architecture |
-
2000
- 2000-12-19 GB GB0030994A patent/GB2370381B/en not_active Expired - Fee Related
-
2001
- 2001-10-19 CN CNB018226418A patent/CN1316402C/en not_active Expired - Fee Related
- 2001-10-19 JP JP2002551728A patent/JP4241045B2/en not_active Expired - Fee Related
- 2001-10-19 EP EP01976500A patent/EP1377911A2/en not_active Withdrawn
- 2001-10-19 AU AU2001295768A patent/AU2001295768A1/en not_active Abandoned
- 2001-10-19 US US10/450,615 patent/US8386752B2/en active Active
- 2001-10-19 WO PCT/GB2001/004685 patent/WO2002050700A2/en active Application Filing
-
2008
- 2008-08-21 JP JP2008213366A patent/JP2009054154A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0973099A2 (en) * | 1994-09-13 | 2000-01-19 | Lockheed Martin Corporation | Parallel data processor |
Non-Patent Citations (2)
Title |
---|
SCHMIDT U ET AL: "DATA-DRIVEN ARRAY PROCESSOR FOR VIDEO SIGNAL PROCESSING", PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS. (ICCE). ROSEMONT, ILL., JUNE 6 - 8, 1990, NEW YORK, IEEE, US, vol. CONF. 9, 6 June 1990 (1990-06-06), pages 326 - 327, XP000169928 * |
SCHMIDT U ET AL: "DATAWAVE: A SINGLE-CHIP MULTIPROCESSOR FOR VIDEO APPLICATIONS", IEEE MICRO, IEEE INC. NEW YORK, US, vol. 11, no. 3, 1 June 1991 (1991-06-01), pages 22 - 25,88-94, XP000237234, ISSN: 0272-1732 * |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8904148B2 (en) | 2000-12-19 | 2014-12-02 | Intel Corporation | Processor architecture with switch matrices for transferring data along buses |
US8849340B2 (en) | 2009-05-07 | 2014-09-30 | Intel Corporation | Methods and devices for reducing interference in an uplink |
US8862076B2 (en) | 2009-06-05 | 2014-10-14 | Intel Corporation | Method and device in a communication network |
US8892154B2 (en) | 2009-06-05 | 2014-11-18 | Intel Corporation | Method and device in a communication network |
US9107136B2 (en) | 2010-08-16 | 2015-08-11 | Intel Corporation | Femtocell access control |
Also Published As
Publication number | Publication date |
---|---|
AU2001295768A1 (en) | 2002-07-01 |
JP2004525440A (en) | 2004-08-19 |
US20050076187A1 (en) | 2005-04-07 |
EP1377911A2 (en) | 2004-01-07 |
CN1316402C (en) | 2007-05-16 |
GB2370381B (en) | 2003-12-24 |
GB0030994D0 (en) | 2001-01-31 |
JP4241045B2 (en) | 2009-03-18 |
CN1518705A (en) | 2004-08-04 |
WO2002050700A2 (en) | 2002-06-27 |
JP2009054154A (en) | 2009-03-12 |
US8386752B2 (en) | 2013-02-26 |
GB2370381A (en) | 2002-06-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2002050700A3 (en) | Processor architecture | |
CA2230694A1 (en) | Self-timed pipelined datapath system and asynchronous signal control circuit | |
WO2001037484A3 (en) | Serializing data using hazard-free multilevel glitchless multiplexing | |
WO2002021693A8 (en) | Field programmable gate array and microcontroller system-on-a-chip | |
EP2849079B1 (en) | Universal SPI (Serial Peripheral Interface) | |
WO1999014663A3 (en) | Data processing unit with digital signal processing capabilities | |
WO2003100599A3 (en) | Access to a wide memory | |
ATE314754T1 (en) | HETERGENEOUS PROGRAMMABLE GATE FIELD | |
EP1548607B1 (en) | Method of providing a microcontroller having an N-bit data bus width and a number of pins being equal or less than N | |
KR970059951A (en) | Interrupt Distribution Technology for PCMCIA Cards | |
EP3311287B1 (en) | Integrated circuit inputs and outputs | |
WO2001050673A3 (en) | Multiple arbiter jitter estimation system | |
KR960042413A (en) | Data processing system | |
WO1999066416A3 (en) | Resource control in a computer system | |
SE9801738L (en) | Lågeffekträknare | |
GB2304433B (en) | Semiconductor memory device | |
US20050022035A1 (en) | Method for pci express power management using a pci pm mechanism in a computer system | |
HK1046486A1 (en) | Bridge interface circuit | |
SE9804605L (en) | Dataskivare | |
US6715091B1 (en) | System for rearranging plurality of memory storage elements in a computer process to different configuration upon entry into a low power mode of operation | |
US5802317A (en) | Electronic circuit having phased logic busses for reducing electromagnetic interference | |
Hasan et al. | A triple port RAM based low power commutator architecture for a pipelined FFT processor | |
EP0976055B1 (en) | Data-path architecture for speed | |
WO2005029347A3 (en) | Integrated circuit with a plurality of communicating digital signal processors | |
JPH0690165A (en) | Logic circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A2 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PH PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A2 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GQ GW ML MR NE SN TD TG |
|
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
WWE | Wipo information: entry into national phase |
Ref document number: 2002551728 Country of ref document: JP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 2001976500 Country of ref document: EP |
|
WWE | Wipo information: entry into national phase |
Ref document number: 018226418 Country of ref document: CN |
|
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
WWE | Wipo information: entry into national phase |
Ref document number: 10450615 Country of ref document: US |
|
WWP | Wipo information: published in national office |
Ref document number: 2001976500 Country of ref document: EP |