WO2002009237A1 - Procede et appareil de protection et de renforcement d'interfaces de contact electrique - Google Patents
Procede et appareil de protection et de renforcement d'interfaces de contact electrique Download PDFInfo
- Publication number
- WO2002009237A1 WO2002009237A1 PCT/US2001/041216 US0141216W WO0209237A1 WO 2002009237 A1 WO2002009237 A1 WO 2002009237A1 US 0141216 W US0141216 W US 0141216W WO 0209237 A1 WO0209237 A1 WO 0209237A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- contact
- extension
- extensions
- pads
- coating
- Prior art date
Links
- 238000000034 method Methods 0.000 title claims abstract description 61
- 238000005728 strengthening Methods 0.000 title description 4
- 229910000679 solder Inorganic materials 0.000 claims abstract description 54
- 239000000463 material Substances 0.000 claims abstract description 41
- 230000001681 protective effect Effects 0.000 claims abstract description 26
- 238000002347 injection Methods 0.000 claims description 5
- 239000007924 injection Substances 0.000 claims description 5
- 238000012216 screening Methods 0.000 claims description 4
- 238000005530 etching Methods 0.000 claims description 3
- 238000003754 machining Methods 0.000 claims description 3
- 238000005507 spraying Methods 0.000 claims description 3
- 239000002861 polymer material Substances 0.000 claims description 2
- 238000009987 spinning Methods 0.000 claims description 2
- 230000000694 effects Effects 0.000 abstract description 2
- 238000000576 coating method Methods 0.000 description 37
- 239000011248 coating agent Substances 0.000 description 34
- 239000010410 layer Substances 0.000 description 28
- 235000012431 wafers Nutrition 0.000 description 27
- 239000011253 protective coating Substances 0.000 description 21
- 150000004767 nitrides Chemical class 0.000 description 17
- 238000005516 engineering process Methods 0.000 description 14
- 238000000429 assembly Methods 0.000 description 13
- 230000000712 assembly Effects 0.000 description 13
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 230000008901 benefit Effects 0.000 description 6
- 239000000758 substrate Substances 0.000 description 6
- 229920000642 polymer Polymers 0.000 description 5
- 239000011241 protective layer Substances 0.000 description 4
- 239000004952 Polyamide Substances 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000007788 liquid Substances 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000000873 masking effect Effects 0.000 description 2
- 230000013011 mating Effects 0.000 description 2
- 230000007246 mechanism Effects 0.000 description 2
- 230000008018 melting Effects 0.000 description 2
- 238000002844 melting Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 229920002647 polyamide Polymers 0.000 description 2
- 238000007650 screen-printing Methods 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 238000003486 chemical etching Methods 0.000 description 1
- 239000000356 contaminant Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000005520 cutting process Methods 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 238000000227 grinding Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 239000012811 non-conductive material Substances 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000007747 plating Methods 0.000 description 1
- 238000005086 pumping Methods 0.000 description 1
- 230000000717 retained effect Effects 0.000 description 1
- 238000007789 sealing Methods 0.000 description 1
- 229910001220 stainless steel Inorganic materials 0.000 description 1
- 239000010935 stainless steel Substances 0.000 description 1
- 238000001771 vacuum deposition Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
- H01L24/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
- H01L21/4853—Connection or disconnection of other leads to or from a metallisation, e.g. pins, wires, bumps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49811—Additional leads joined to the metallisation on the insulating substrate, e.g. pins, bumps, wires, flat leads
- H01L23/49816—Spherical bumps on the substrate for external connection, e.g. ball grid arrays [BGA]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/562—Protection against mechanical damage
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L24/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
- H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
- H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
- H05K3/341—Surface mounted components
- H05K3/3431—Leadless components
- H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/05001—Internal layers
- H01L2224/0502—Disposition
- H01L2224/05022—Disposition the internal layer being at least partially embedded in the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0556—Disposition
- H01L2224/05568—Disposition the whole external layer protruding from the surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05573—Single external layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/13—Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
- H01L2224/13001—Core members of the bump connector
- H01L2224/13099—Material
- H01L2224/131—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/13138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/13144—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/274—Manufacturing methods by blanket deposition of the material of the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00013—Fully indexed content
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/03—Conductive materials
- H05K2201/0332—Structure of the conductor
- H05K2201/0364—Conductor shape
- H05K2201/0379—Stacked conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10954—Other details of electrical connections
- H05K2201/10977—Encapsulated connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/025—Abrading, e.g. grinding or sand blasting
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Definitions
- the present invention is in the field of semiconductor and printed-circuit- board (PCB) manufacturing including surface mount technologies (SMT), and pertains more particularly to methods and apparatus for applying protective coatings to structures meant for connection by BGA and other techniques.
- PCB printed-circuit- board
- SMT surface mount technologies
- BGA Ball-Grid- Array
- BGA technology provides several advantages over more mainstream technologies such as Fine-Pitch-Technology (FTP), and Pin-Grid-Array (PGA).
- FTP Fine-Pitch-Technology
- PGA Pin-Grid-Array
- One obvious advantage is that there are no leads that can be damaged during handling.
- Another obvious advantage is that the solder balls are typically self-centering on die pads. Still other advantages are smaller size, better thermal and electrical performances, better package yields, and so on.
- wafers or substrates are typically protected with a non-conductive material such as a nitride layer.
- the die pads are exposed through the nitride layer by means of chemical etching, or by other known methods.
- the protective nitride layer is intended to protect the substrates from contaminants and damage.
- One problem with prior-art protective coatings such as a nitride layer is that it is ultra-thin and does not offer any protection to the die pads themselves nor to the connection points between solder balls in the die pads.
- an additional protective coating such as a protective polymer-based coating
- a protective polymer-based coating would offer a measure of protection not provided with prior-art coatings.
- die pads and soldered connections may also benefit logically from protection.
- a unique application process must be conceived. It is to such a process that the method and apparatus of the present invention is directed.
- a method for providing electrical contact to pads on a surface of a device comprising the steps of (a) adding a first contact extension to individual ones of the pads; (b) covering the pads and contact extensions with a layer of protective material; (c) removing a portion of the layer of protective material such that a portion of each of the contact extensions is exposed; and (d) applying a second contact extension to individual ones of the exposed first contact extensions.
- the first contact extensions are one of solder or wire extensions.
- the protective material may be applied by one of screening, spraying, dispense and spimiing, or injection into a mold, and removal may be by one of physical machining or etching.
- the second extension is of the same material as the first extension, and a contiguous interface is provided.
- the first extension is a solder ball, providing a ball-grid array (BGA), and in some instances the second extension is also a solder ball.
- BGA ball-grid array
- an electrical contact system comprising a first surface of a device having electrical contact pads; a first contact extension bonded to individual ones of the pads at a first interface; a layer of protective material encapsulating the first interfaces and at least a portion of the first extensions; and a second contact extension bonded to individual ones of the first contact extensions.
- the first contact extensions are one of solder or wire extensions
- the protective material is a polymer material.
- the second extension may be of the same material as the first extension, and a contiguous interface is provided.
- the first extension is a solder ball, providing a ball-grid array (BGA), and in some embodiments the second extension may also be a solder ball.
- BGA ball-grid array
- the present invention taught in enabling detail below, for the first time a method and apparatus is provided for protecting and strengthening vulnerable electrical contacts made to contact pads on many electronic devices.
- Fig. 1 A is a perspective view of a wafer with die pads according to prior art.
- Fig. IB is an expanded and broken view of the wafer of Fig. 1A illustrating a die-pad exposed through a nitride coating.
- Fig. 2 is a broken view of a BGA assembly with a protective overcoat according to an embodiment of the present invention.
- Fig. 3 A is a plan view of the wafer of Fig. 2 with a protective overcoat applied as a first step according to an embodiment of the present invention.
- Fig. 3B is a plan view of the coated wafer of Fig. 3A with coated areas removed in areas to expose the die pads.
- Fig. 3C is a plan view of the coated wafer of Figs. 3A and 3B with solder balls in place according to a third step.
- Fig. 4 is a process diagram illustrating processing steps a through e for coating and creating die pad openings according to another embodiment of the present invention.
- Fig. 5 A is a section view of a vacuum enhanced coating apparatus for applying a protective overcoat to a BGA assembly according to a preferred embodiment of the present invention.
- Fig. 5B is a detailed view of a portion of Fig. 5 A.
- Fig. 6a-f illustrates a series of steps in practicing the present invention.
- Fig. 7 illustrates a general case of adding contact extensions to contact pads in an embodiment of the present invention. Description of the Preferred Embodiments
- Fig. 1 A is a idealized perspective view of a coated wafer 9 with die pads 11 according to the prior art art.
- wafer 9 is coated with a thin, protective layer that is nonconductive, such as a nitride layer 13.
- Die pads 11 are illustrated in an array on wafer 9.
- die pads 11 are nitride coated along with wafer 9, which may be a rectangular substrate instead of an actual wafer. After nitride coating, die pads 11 are exposed by such as an etching process.
- Fig. IB is an expanded and broken view of one pad 11 of Fig. 1 A, shown in perspective, illustrating the pad exposed through the nitride layer.
- a die pad 11 can be seen recessed beneath the thickness of nitride coating 13. It is noted herein, that die pad 11 is completely exposed, meaning that there is no protective layer above any of the land occupied by die pad 11.
- a solder ball (not shown) is placed on die pad 11, certain real estate of die pad 11 along with the soldered area between the ball and die pad 11 will be exposed, and therefore vulnerable to damage and contamination.
- a goal of the present invention is to provide a process that according to various embodiments, which are described in enabling detail below, may be used to successfully apply a protective coating layer in addition to the standard hard protective layer such as the nitride layer described above.
- Fig. 2 is a broken view of a portion of a BGA assembly 14 with a protective overcoat 17 according to an embodiment of the present invention.
- BGA assembly 14 exhibits 2 die pads 11 having solder balls 15 adhered thereto.
- a protective coating 17 is, in a preferred embodiment, a polymer- based coating such as a polyamide coating. In other embodiments, other polymer- based coatings may be used such as are known in the art and available to the inventor.
- This example illustrates a preferred embodiment, wherein protective coating 17 coats the substrate and the normally exposed area of each die pad 11 around solder balls 15 and also around the perimeter of each solder ball 15.
- 1A and B is illustrated here as coating the substrate portion of assembly 14 with the coating extending up over the attached die pads. It may be assumed herein, that a portion of coating 13 has been removed by any one of several known methods in order to clear to an appropriate area on the upper surf aces of each die pad 11 for placement and reflow of solder balls 15.
- Protective coating 17 is illustrated as over coating nitride layer 13 and encompassing the lower peripheral areas of solder balls 15.
- a height dimension D illustrates the thickness of coating 17, which may be anywhere from 1 to 3 mils thick in a preferred embodiment. Overcoat 17 functions to protect any exposed pad areas as well as a portion of solder balls 15.
- Fig. 3 A is a plan-broken view of wafer 14 of Fig. 2 with a protective overcoat applied as a first step according to an embodiment of the present invention.
- Fig. 3B is a plan-broken view of coated wafer 14 of Fig. 3 A undergoing a process to expose covered die pads in a second step.
- Fig. 3C is a plan-broken view of coated wafer 14 of Fig.'s 3A and 3C with solder balls in place according to a third step.
- the examples of Fig. 3A, 3B, and 3C illustrate a general 3-part process for the over coating wafer 14, removing material to expose die pads, and then screening the solder balls into place for a re-flow operation.
- Coating 17 in a first step completely covers die pads 11 and nitride coating 13.
- Coating 17 may be a Polyamide coating or a similar polymer-based coating as described above. Coating 17 may be applied by any one of several processes, such as by vacuum deposition process, a spin-on process, or by virtue of other known methods.
- protective coating 17 is partially removed over the land areas above each die pad attached to wafer 14.
- This process may be a laser process, a plasma-etch process, or a chemical-etch process.
- a mask is used to protect portions of coating 17 not covering die pads. These portions are represented herein by element number 19. Areas where material has been removed are represented herein by element number 21. Once die pads are exposed, they are ready to accept solder balls.
- Fig. 3C wafer 14 is illustrated with solder balls 15 screened in place and ready to be re-flowed onto the associated die pads.
- a re-flow process uses heat to effect the solder connections between balls 15 and associated die pads.
- the process described above with respect to Figs. 3A-3C may be used to according to one embodiment, to protect any BGA assembly.
- Fig. 4 is a process diagram illustrating processing steps a through e for coating and creating die pad openings according to another embodiment of the present invention.
- wafer 14 is coated with a photoresist coating represented herein by element number 23.
- a photoresist coating represented herein by element number 23.
- die pads (11) and a standard nitride layer (13) are present in this step.
- This photoresist process may be accomplished using a standard screen-printing technique. It is noted herein that photoresist 23 is applied before applying a protective coating (17).
- step b a masking technique is used to cover areas of photoresist that are directly over die pads (11).
- photoresist (23) With a protective mask applied, resist islands are formed as represented by element number 25 in this step. Resist islands 25 are present areas of photoresist left directly over die pads (11) after developing.
- step c protective coating 17 is applied at substantially the same thickness as photoresist 25. This process of coating fills in the areas in-between resist islands 25, such areas representing real estate of wafer 14 not occupied by a die pad (11).
- step d a second masking technique is used to protect the areas coated with protective coating 17 in step c.
- resist islands 25 are chemically developed, and then etched away exposing associated die pads (11) leaving all other real estate untouched.
- step e solder balls 15 are screened in place over die pads (11) as described with reference to Fig. 3C.
- a re-flow operation to permanently attach solder balls 15 to die pads (11) may begin.
- the process represented herein by Fig. 4, illustrates a process for applying protective coating 17 according to yet another embodiment of the present invention.
- Fig. 5 A is a section view of a vacuum-application and coating apparatus 27 for applying protective overcoat 17 to a BGA assembly according to a preferred embodiment of the present invention.
- Vacuum-application and coating apparatus 27, hereinafter referred to as simply apparatus 27, is provided and adapted to enable an automated coating process to be performed on a BGA assembly after re-flow.
- Apparatus 27 comprises an upper plate 29, a lower plate 31, and a vacuum seal 33.
- both plate 29 and 31 are manufactured of stainless-steel or other durable metals. Plates 29 and 31 may be circular, or rectangular in shape. Other shapes may be employed as well.
- a BGA assembly 32 In operation a BGA assembly 32, with solder balls in place, is enclosed by plate 29 and 31 fitted together using a seal 33. It may be assumed herein that either plate 29 or plate 31 has an o-ring-style groove provided on its mating surface, generally around the perimeter, such that seal 33 may be properly retained and facilitated. In one embodiment, both mating surfaces of plates 29 and 31 may be grooved to facilitate seal 33. In still another embodiment, a metallic sealing apparatus may be used instead of an o-ring. Plate 29 and 31 are fitted together over seal 33 to form apparatus 27, and the plates may be held together by any of several methods, such as by bolts or by clamp mechanisms. A chamber formed within apparatus 27 after assembling contains at least one BGA assembly. In one embodiment, many BGA assemblies may be introduced into the formed chamber for processing. The height of an internal processing area formed within apparatus 27 after assembly is sufficient to accommodate the height of a BGA assembly without damaging the assembly.
- Plate 29 has a compliant layer of material, illustrated herein as compliant layer 37 affixed thereto and covering the area over the ball array of an enclosed part.
- This compliant layer 37 may be a rubberized material, a polymer-based material, or any other suitable material having compliant characteristics.
- the purpose of compliant layer 37 on plate 29 is to protect the upper portions of solder balls (15) of a BGA assembly or assemblies inserted into apparatus 27 for processing. The dimensions of the plates are such that, when the plates are closed, the compliant layer forms over the upper portion of each solder ball as may be seen in Fig. 5B.
- Upper plate 29 has an injection port 37 provided therethrough, which opens into the vacuum chamber formed within apparatus 27.
- Port 37 is adapted to enable injection of an uncured protective coating material 17, in liquid form, into the vacuum chamber during processing. In one embodiment, there may be more than 1 injection port 37 provided within plate 29. Lower plate 31 has a vacuum port 35 providing therethrough, which opens into the vacuum chamber formed within apparatus 27. Port 35 is adapted to connect a vacuum pumping apparatus (not shown) to enable a vacuum to be drawn within apparatus 27. In one embodiment, there may be more than one vacuum port provided within plate 31.
- Fig.5B is an expanded view of one edge of the assembly shown in Fig. 5A. In this expanded view, wafer 14 is shown with one solder ball 15. Compliant layer 37 forms over the top of solder ball 15 and protects the covered area of ball 15 from being coated with injected coating 17, in a manner that, when released, the solder balls will be exposed on the coated parts.
- solder ball 15 is required to be free of coating as this area is used for lead connection. However, the remaining real estate of wafer 14 and solder ball 15 is covered with protective coating 17 during this back-filling operation, after back-filling with the protective coating material in liquid form, the material is cured before the molds are opened.
- apparatus 27 may be manufactured of a size such as to facilitate the processing of a number of BGA assemblies simultaneously. In one embodiment apparatus 27 may process only a few assemblies, or perhaps one assembly at a time. Once processing is completed within apparatus 27, BGA assemblies are removed from apparatus 27 by unbolting or unclamping apparatus and pulling apart plates 29 and 31 revealing completed BGA assemblies. A tracking operation may be used to remove excess coating.
- Fig. 6a illustrates a wafer 41 with balls 45 placed and soldered to solder pads, with a nitride layer 43 in place, as is known in the art.
- Fig. 6b shows the assembly of Fig 6a with a protective layer 47 applied according to embodiments to the present invention as described above. Layer 47 may be applied by screening, spraying, dispense and spinning, by backfilling, or in any of several other ways. Preferably, layer 47 completely covers all balls in the ball grid array.
- Fig. 6c a machining operation is illustrated using a grinding or cutting wheel
- Fig. 6d shows the assembly of Fig. 6c completely planarized.
- solder material is applied over each exposed solder ball machined surface.
- Fig. 6 e illustrates a solder pad 51 in place over each solder ball in the assembly.
- Solder islands 51 may be applied by screen printing paste, by plating, or by direct solder ball attachment.
- the new solder material may have a melting point equal to that of the original solder balls, or a lower melting point.
- BGA ball-grid-array
- FIG. 7 illustrates perhaps the broadest case.
- a surface 53 of a device 55 has one or more connector pad areas 57, to which electrical connection needs to be made.
- One such connector area is shown, but there may of course be many more, as in BGA technology. One however, is sufficient to practice the present invention.
- pad 57 is typically of a material that can be applied by a deposition technique, and the material that must be used for a connecting extension 59 is typically of a different material.
- extension 59 is solder material, Because of this, the interface of the two materials at pad 57 is not capable of sustaining significant horizontal stress, and this leads to many physical failures.
- extension 59 is made just as in the prior art, and may be a solder ball, a gold wire, or some other sort of contact extension.
- a polymer protective and strengthening material 61 is applied, which may be done by any one of several methods as have been described in the present application above.
- material layer 61 is applied to a thickness such that extensions 59 are completely encapsulated, then a removal technique is employed to planarize surface 63, exposing extension 59 again.
- the result of this step is a planarized surface 63 with new contact areas 65.
- a new contact extension 67 added to contact area 65 and this extension can now typically be of the same material as extension 59, such that the juncture at area 65 may be of contiguous material, making a very strong juncture, as opposed to the weak juncture at pad 57.
- the weak juncture at pad 57 is now encapsulated by layer 61 , and thus greatly strengthened.
- the method and apparatus of the present invention may be provided for a wide variety of shapes and sizes of BGA assemblies without departing from the spirit and scope of the present invention.
- the method and apparatus of the present invention may be applied to BGA assemblies of varying materials.
- the method and apparatus of the present invention provides an automated and efficient way to apply an additional protective coating to BGA assemblies.
- the method and apparatus of the present invention should be afforded the broadest scope possible under examination. The spirit and scope of the present invention should be limited only by the claims that follow.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Ceramic Engineering (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
Abstract
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU2001296848A AU2001296848A1 (en) | 2000-07-26 | 2001-06-28 | Method and apparatus for protecting and strengthening electrical contact interfaces |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/625,693 | 2000-07-26 | ||
US09/625,693 US6347947B1 (en) | 2000-07-03 | 2000-07-26 | Method and apparatus for protecting and strengthening electrical contact interfaces |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2002009237A1 true WO2002009237A1 (fr) | 2002-01-31 |
Family
ID=24507171
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/US2001/041216 WO2002009237A1 (fr) | 2000-07-26 | 2001-06-28 | Procede et appareil de protection et de renforcement d'interfaces de contact electrique |
Country Status (2)
Country | Link |
---|---|
AU (1) | AU2001296848A1 (fr) |
WO (1) | WO2002009237A1 (fr) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5981372A (en) * | 1994-03-17 | 1999-11-09 | Fujitsu Limited | Method for manufacturing a semiconductor device |
US6059579A (en) * | 1997-09-24 | 2000-05-09 | International Business Machines Corporation | Semiconductor structure interconnector and assembly |
US6222279B1 (en) * | 1995-03-20 | 2001-04-24 | Mcnc | Solder bump fabrication methods and structures including a titanium barrier layer |
US6230402B1 (en) * | 1999-02-17 | 2001-05-15 | Scitex Digital Printing, Inc. | Electrical contact termination for a flexible circuit |
-
2001
- 2001-06-28 WO PCT/US2001/041216 patent/WO2002009237A1/fr active Application Filing
- 2001-06-28 AU AU2001296848A patent/AU2001296848A1/en not_active Abandoned
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5981372A (en) * | 1994-03-17 | 1999-11-09 | Fujitsu Limited | Method for manufacturing a semiconductor device |
US6222279B1 (en) * | 1995-03-20 | 2001-04-24 | Mcnc | Solder bump fabrication methods and structures including a titanium barrier layer |
US6059579A (en) * | 1997-09-24 | 2000-05-09 | International Business Machines Corporation | Semiconductor structure interconnector and assembly |
US6230402B1 (en) * | 1999-02-17 | 2001-05-15 | Scitex Digital Printing, Inc. | Electrical contact termination for a flexible circuit |
Also Published As
Publication number | Publication date |
---|---|
AU2001296848A1 (en) | 2002-02-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6347947B1 (en) | Method and apparatus for protecting and strengthening electrical contact interfaces | |
US7579684B2 (en) | Methods for packing microfeature devices and microfeature devices formed by such methods | |
KR100572525B1 (ko) | 플립 칩 반도체 장치를 제조하는 방법 | |
TWI469274B (zh) | 在介電塊上具端子之微電子封裝 | |
EP0521672B1 (fr) | Technique d'interconnexion pour circuit intégré | |
US6534419B1 (en) | Method and apparatus for reducing IC die mass and thickness while improving strength characteristics | |
US20040164428A1 (en) | Method of manufacturing a semiconductor device and a semiconductor device | |
US7006353B2 (en) | Apparatus and method for attaching a heat sink to an integrated circuit module | |
US5881453A (en) | Method for mounting surface mount devices to a circuit board | |
JPH10209625A (ja) | 基板上にはんだを形成する方法および装置 | |
JPH11135582A (ja) | バーンイン用ウェハカセット及びプローブカードの製造方法 | |
US6498052B2 (en) | Circuit, method of adhering an integrated circuit device to a substrate, and method of forming a circuit | |
JPH0745641A (ja) | 半導体装置の実装方法 | |
EP0685990B1 (fr) | Appareillage de montage de composants électriques sur une plaquette de circuit | |
US8359740B2 (en) | Process for the wafer-scale fabrication of electronic modules for surface mounting | |
US20080164619A1 (en) | Semiconductor chip package and method of manufacturing the same | |
WO2002009237A1 (fr) | Procede et appareil de protection et de renforcement d'interfaces de contact electrique | |
US20020013071A1 (en) | Final testing of IC die in wafer form | |
US5959247A (en) | Low cost protective coating and method for a die-on-board electronic assembly | |
JP3964515B2 (ja) | 半導体装置の切断分離方法 | |
JP2006186051A (ja) | 微小ボール配列用マスク | |
US20040166670A1 (en) | Method for forming three-dimensional structures on a substrate | |
JP2003198078A (ja) | プリント配線基板及びその製造方法 | |
KR20170034157A (ko) | 패키지 기판 및 그 제조방법 | |
KR19980019655A (ko) | 칩 스케일 패키지 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CO CR CU CZ DE DK DM DZ EC EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX MZ NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE TR BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |