WO2001028244A1 - Procede et systeme d'elimination des effets de bord au debut d'une trame de signaux video - Google Patents

Procede et systeme d'elimination des effets de bord au debut d'une trame de signaux video Download PDF

Info

Publication number
WO2001028244A1
WO2001028244A1 PCT/US2000/027148 US0027148W WO0128244A1 WO 2001028244 A1 WO2001028244 A1 WO 2001028244A1 US 0027148 W US0027148 W US 0027148W WO 0128244 A1 WO0128244 A1 WO 0128244A1
Authority
WO
WIPO (PCT)
Prior art keywords
line
pixel
vfc
frame
filter
Prior art date
Application number
PCT/US2000/027148
Other languages
English (en)
Inventor
Michael Dwayne Knox
Guenter Anton Grimm
David Leon Simpson
Original Assignee
Thomson Licensing S.A.
Deutsche Thomson-Brandt Gmbh
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Licensing S.A., Deutsche Thomson-Brandt Gmbh filed Critical Thomson Licensing S.A.
Priority to AU78473/00A priority Critical patent/AU7847300A/en
Publication of WO2001028244A1 publication Critical patent/WO2001028244A1/fr

Links

Classifications

    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
    • G09G5/006—Details of the interface to the display terminal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N7/00—Television systems
    • H04N7/01—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level
    • H04N7/0135—Conversion of standards, e.g. involving analogue television standards or digital television standards processed at pixel level involving interpolation processes
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
    • G09G2340/0414—Vertical resolution change
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/04—Changes in size, position or resolution of an image
    • G09G2340/0407—Resolution change, inclusive of the use of different resolutions for different screen areas
    • G09G2340/0421—Horizontal resolution change
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20—Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters

Definitions

  • the present invention generally relates to a video signal processing system suitable for converting video signal formats.
  • the present invention relates to a video signal processing system, which comprises a vertical format converter (VFC) and a horizontal format converter (HFC), for converting video signal formats.
  • VFC vertical format converter
  • HFC horizontal format converter
  • Overscan refers to a technique to create an image that is larger than that is actually displayed on a display screen with aberrant edge effects (i.e. horizontal and vertical thin bars on the edges of an image). Because the overscan region of an image extends beyond visible region of a display screen, the edge effects or artifacts of the image will not be shown on the display screen.
  • FIG. 1 shows a conventional CRT (cathode ray tube) display screen 1 00 that displays approximately 93% of an image on a display screen 1 02. The overscan region 1 04 is masked to ensure that edge effects or artifacts will not be displayed on the display screen 102.
  • FIG. 2 shows a conventional digital display 1 1 0 on which an entire image is displayed on the digital display panel 1 1 2.
  • the edge effects or artifacts 1 14 are visible.
  • a typical television broadcast station sends out video signals in a standard resolution.
  • the video signals are presented as a series of frames. Each of the frames contains a plurality of lines, and each of the lines contains a plurality of pixels.
  • a conventional digital video processing system typically has a main-channel format converter (FMC) that further comprises a vertical format converter (VFC) and a horizontal format converter (HFC) .
  • FMC main-channel format converter
  • VFC vertical format converter
  • HFC horizontal format converter
  • the HFC portion of the system performs format conversion in horizontal direction
  • the VFC portion of the system performs format conversion in vertical direction.
  • the VFC portion of the system typically includes a memory to store lines of "previous" and "future" pixels. These stored pixel lines are then used to compute the current line of video signals.
  • the HFC portion of the system typically includes a multi-tap filter that performs computing functions on the received video pixels line by line.
  • a multi-tap filter that performs computing functions on the received video pixels line by line.
  • the filter typically would compute zero values.
  • a relatively abrupt transition occurs from computing actual pixel data to computing zero values, thereby producing a visible edge effects or artifacts in the form of a thin bar on the horizontal edges of the display.
  • the first referred to as vertical “filter run-in” occurs at the beginning of frame intervals.
  • the second referred to as vertical “filter runout”, occurs at the end of frame intervals.
  • filter run-in occurs at the beginning of line intervals.
  • filter run-out occurs at the end of line intervals.
  • the present invention provides a method and system for processing digital video signals without generating edge effects or artifacts at the beginning of frame intervals.
  • the present invention provides a method for processing pixel frames frame by frame for a display device.
  • Each of the pixel frames contains a plurality of pixel lines and has a beginning position.
  • the method includes the steps of: receiving a plurality of pixel lines, processing the received pixel lines, outputting the processed pixel lines to the display device, detecting a beginning position for a pixel frame, and eliminating edge effects or artifacts on the display device upon detection of the beginning position of the pixel frame.
  • the present invention also provides an apparatus to perform the steps in the above-described method.
  • FIG. 1 shows a conventional CRT display screen that displays approximately 93% of an image on a display screen
  • FIG. 2 shows an image that is displayed on a digital display with edge effects or artifacts
  • FIG. 3 is a block diagram for an exemplary digital video receiving system that operates according to the principle of the invention
  • FIG. 4 is a block diagram for an exemplary MFC (main-channel format converter);
  • FIG. 5 is a Table 1 showing the definition for four control signals;
  • FIG. 6 is a Table II showing the definition showing the definition for a set of registers
  • FIG. 7 is a block diagram for an exemplary VFC (vertical format converter) for luma;
  • FIG. 8 is a block diagram for an exemplary VFC for chroma;
  • FIG. 9 is a block diagram for an exemplary VFC luma control
  • FIG. 1 0 is a block diagram for an exemplary VFC chroma control
  • FIG. 1 1 shows line positions if Y_GO_LINE initialization value is used without a raster correction
  • FIG. 1 2 is a block diagram showing further detail for the luma VFC output control shown in FIG. 9;
  • FIG. 1 3 is a block diagram showing a state machine for operating the luma VFC output control shown in FIG. 1 0;
  • FIG. 1 4 is a block diagram showing further detail for read/write protection and end of line detection block shown in FIG. 9;
  • FIG. 1 5 is a coefficient table for the VFC luma filter.
  • the video receiver system includes an antenna 1 0 and input processor 1 5 for receiving and digitizing a broadcast carrier modulated with signals carrying audio, video, and associated data, a demodulator 20 for receiving and demodulating the digital output signal from input processor 1 5, and a decoder 30 outputting a signal that is trellis decoded, mapped into byte length data segments, de-interleaved, and Reed-Solomon error corrected.
  • the corrected output data from decoder unit 30 is in the form of an MPEG compatible transport data stream containing program representative multiplexed audio, video, and data components.
  • a processor 25 processes the data output from decoder 30 such that the processed data can be displayed on a HDTV plasma display unit 75 in accordance with requests input by a user via a remote control unit 1 25. More specifically, processor 25 includes a controller 1 1 5 that interprets requests received from remote control unit 1 25 via remote unit interface 1 20 and appropriately configures the elements of processor 25 to carry out user requests (e.g., channel, website, and/or OSD display) . In one exemplary mode, controller 1 1 5 configures the elements of processor 25 to provide MPEG decoded data and an OSD for display on display unit 75. Processor 25 includes a decode PID selection unit 45 that identifies and routes selected packets in the transport stream from decoder 30 to transport decoder 55.
  • the transport stream from decoder 30 is demultiplexed into audio, video, and data components by transport decoder 55 and is further processed by the other elements of processor 25, as described in further detail below.
  • the transport stream provided to processor 25 comprises data packets containing program channel data, ancillary system timing information, and program specific information such as program content rating and program guide information.
  • Transport decoder 55 directs the ancillary information packets to controller 1 1 5 which parses, collates, and assembles the ancillary information into hierarchically arranged tables. Individual data packets comprising the user selected program channel are identified and assembled using the assembled program specific information.
  • the system timing information contains a time reference indicator and associated correction data (e.g. a daylight savings time indicator and offset information adjusting for time drift, leap years, etc.).
  • This timing information is sufficient for a decoder to convert the time reference indicator to a time clock (e.g., United States east coast time and date) for establishing a time of day and date of the future transmission of a program by the broadcaster of the program.
  • the time clock is useable for initiating scheduled program processing functions such as program play, program recording, and program playback.
  • the program specific information contains conditional access, network information, and identification and linking data enabling the system of FIG. 3 to tune to a desired channel and assemble data packets to form complete programs.
  • the program specific information also contains ancillary program content rating information (e.g., an age based suitability rating), program guide information (e.g., an Electronic Program Guide - EPG) and descriptive text related to the broadcast programs as well as data supporting the identification and assembly of this ancillary information.
  • ancillary program content rating information e.g., an age based suitability rating
  • program guide information e.g., an Electronic Program Guide - EPG
  • descriptive text related to the broadcast programs as well as data supporting the identification and assembly of this ancillary information.
  • Transport decoder 55 provides MPEG compatible video, audio, and sub- picture streams to MPEG decoder 65.
  • the video and audio streams contain compressed video and audio data representing the selected channel program content.
  • the sub-picture data contains information associated with the channel program content such as rating information, program description information, and the like.
  • MPEG decoder 65 cooperates with a random access memory (RAM) 67 to decode and decompress the MPEG compatible packetized audio and video data from unit 55 and derives decompressed program representative pixel data. Decoder 65 also assembles, collates and interprets the sub-picture data from unit 55 to produce formatted program guide data for output to an internal OSD module.
  • the OSD module cooperates with RAM 67 to process the sub-picture data and other information to generate pixel mapped data representing subtitling, control, and information menu displays including selectable menu options and other items for presentation on display device 75 in accordance with the present invention.
  • the control and information displays including text and graphics produced by the OSD module, are generated in the form of overlay pixel map data under direction of controller 1 1 5.
  • the overlay pixel map data from the OSD module is combined and synchronized with the decompressed pixel representative data from MPEG decoder 65 under direction of controller 1 1 5.
  • Combined pixel map data representing a video program on the selected channel together with associated sub-picture data is encoded by decoder/processor 65 and output to plasma display device 75, via display drivers 80, for display.
  • FIG. 4 there is shown a block diagram for an exemplary
  • MFC 400 illustrating further detail for decoder/processor 65 shown in FIG. 3, in accordance with the present invention.
  • MFC 400 includes a VFC (Y) 402, a VFC
  • the color of a pixel can be represented as a dot position in a three-dimensional color space.
  • a color space is a mathematical representation of a set of colors.
  • One color model is called YUV color space, in which color representation is divided into two components, namely, luminance (Y) information and chrominance information (U and V) .
  • YUV color space a black-white receiving system uses only luminance (Y) information; chrominance (or color) information (U and V) is added in such a way that a black-white receiving system still displays a normal black-white picture.
  • a color receiving system decodes both luminance and chrominance information to display a color picture.
  • the components in FIG . 4 are therefore deployed in two functional sets.
  • the first set of components 402 and 404 is used to process signals and data for luminance (luma)
  • the second set of components 403 and 405 is used to process signals and data for chrominance (chroma) .
  • MFC 400 receives a serial (8 bit wide) progressive or interlace (4:2:0 or 4:2:2) input.
  • the MFC output can be progressive or interlace (4:2:2) .
  • the FMC uses handshake signals (RTS and RTR) for data flow control between each block. (Note: RTS stands for Ready To Send, and RTR for Ready To Receive).
  • MFC 400 can perform a linear or non-linear zoom in both vertical and horizontal directions.
  • An external microprocessor sets zoom ratio for MFC 400.
  • the limit of vertical conversion is given by input and output clock frequency and line length of input.
  • MFC 400 has the following features: ( 1 ) five free programmable zones in horizontal and vertical directions;
  • zone 1 , 2, 4 or 5 has a free programmable zoom change per pixel/line
  • the input size is programmable multiple steps of two or four; (5) compressions in vertical direction;
  • VJID Input field ID
  • V OID Output field ID
  • V RST DR is used as field /frame reset signal.
  • H/2, H/4, V/2 and V/4 decimation modes change the spatial position.
  • the VFC (402 or 403) or HFC (404 or 405) has an automatic phase correction.
  • Five signals (disp_h2, disp_h4, disp_v2, disp_v4, and xcomp type) are used to detect decimation modes. The definition of these three signals is listed in Table I as shown in FIG. 5.
  • the VFC (402 or 403) assumes that V/2 or V/4 decimation must be done in a field when the VFC input is interlace, and that the V2 or V4 decimation must be done in a frame when the VFC input is progressive.
  • the present invention defines a quantity of steps between two input lines or pixels.
  • the number of steps in horizontal direction is defined to 81 92.
  • the present invention defines two programmable values LSTEP and PSTEP as the distance of two output lines or pixels. With this definition, the present invention derives the following formulas:
  • UC_xxxx denotes micro control registers, which can either be mapped to input/output ports or to memory. These are the registers used for controlling the behavior of the concerned algorithms. The values of these registers are written by an external microprocessor. The definitions of these registers are listed in table II as shown in FIG. 6.
  • VFC (402 or 403) can perform a linear or non-linear conversion (i.e., expansion or depression) in vertical direction for MFC 400.
  • the input and output of the VFC can be interlace or progressive depending on UC_VIID and
  • VFC output is 4:2:2.
  • the vertical zooms can be linear or non-linear. For this reason, the display is divided into five zones. Four of the five zones have a programmable zoom change per line.
  • the maximum vertical compression depends on the relation of the line length and clock frequency of the input and display of the VFC (402 and
  • the zoom factor can be calculated by the following formula:
  • FIG. 7 there is shown a block diagram for an exemplary luma
  • VFC 700 illustrating further detail for VFC (Y) 402 shown in FIG. 4.
  • VFC includes an Y multiplex 702, an Y_switch 1 704, four line memories (Line
  • MemO Line Mem1 , Line Mem2 and Line Mem3
  • VFC luma filter 714 which is a 4 tap and 32 phase polyphase filter with 1 28 coefficients
  • limiter 71 6.
  • VFC luma filter 71 4 further includes four filter multiplexes (MUX0, MUX1 , MUX2 and MUX3), an Y_switch2 731 , four multipliers (MUPO, MUP1 , MUP2 and
  • MUX1 , MUX2 and MUX3 form four taps (TO, T1 , T2 and T3) for VFC luma filter 71 4.
  • Each of the four taps includes a respective filter multiplex, an Y_switch2 input, an Y_switch2 output and a multiplier.
  • tap TO includes MUXO, I0, 00 and MUPO.
  • the coefficients (YCO, YC1 , YC2 and YC3) are stored in a programmable RAM (shown as element 91 0 in FIG. 9).
  • Y multiplex 702 which is controlled by Y WMUX, receives inputs from the luminance (Y) source (i.e. Y_VFC_IN) and generates outputs at its four output terminals (0, 1 , 2 and 3) for Y_switch1 704.
  • Y_switch1 704 which is controlled by Y_RUN_IN, receives inputs at its four input terminals (I0, 11 , 12 and 14) from respective outputs of Y multiplex 702 and generates outputs at its four output terminals (00, 01 , 02 and 03) for the four line memories.
  • the four line memories receive inputs from respective outputs (00, 01 , 02 and 03) of Y_s witch 1 704 and generate four outputs for VFC luma filter 714.
  • the four filter multiplexes receive four inputs from line memories (Line MemO, Line Mem1 , Line Mem2 and Line Mem3) and generate four outputs for Y_switch2 724.
  • Y_switch2 724 receives inputs at its four input terminals (I0, 11 , 12 and 14) from respective filter multiplexes (MUXO, MUX1 , MUX3 and MUX 4) and generates outputs at its four output terminals (00, 01 , 02 and 03) for the four filter multipliers (MUPO, MUP1 , MUP2 and MUP3).
  • Y_switch2 731 is controlled by Y RUN OUT.
  • the four filter multipliers (MUPO, MUP1 , MUP2 and MUP3) multiply the four outputs (00, 01 , 02 and 03) from Y_switch2 71 3 with respective coefficients (YCO, YC 1 , YC2 and YC3) .
  • Adder 734 generates a sum based on the four outputs from the four filter multipliers (MUPO, MUP1 , MUP2 and MUP3) . For a particular pixel to be displayed on a display screen, the output from adder 734 represents its luma value. Normalizer 736 truncates the least significant bits in the output from adder 734.
  • Limiter 71 6 converts the output from adder 734 into a value between -1 28 and 1 27. Operating together, normalizer 736 and limiter 71 6 ensure that the output from VFC luma filter is within a displayable range.
  • Y_WMUX and Y_RMUX are used to control the four line memories when luma VFC 700 is not operated in "filter run-in” or "filter run-out” mode.
  • Y_WMUX points to the line memory that will be overwritten with the next input line requested by the luma VFC. If luma VFC 700 requests no line, Y WMUX will be stable for the actual output line.
  • VFC luma 700 requests more than one line
  • the first line will be written to the line memory where Y_WMUX points.
  • the next line will be written to the line memory Y MUX + 1 .
  • Y_WMUX is set to 0 (modulo function) .
  • Y_RMUX is used for decoding the line memory organization to VFC luma filter 71 4. It is set to 0 if the value reaches the number of used line memories.
  • Y SWITCH 1 704 selects its data path based on the value of Y_RUN_IN according to the following function table:
  • the first step is to copy the first input line of a frame/field to all four line memories. Therefore, Y switch l 702 is set to 1 during the first input line. It should be noted that the above-described embodiment repeats the first input line in an incoming frame. However, the display quality can also be improved by repeating another line in the incoming frame (the second input line in the incoming frame for example) .
  • Y SWITCH2 731 selects its data path based on the value of Y RUN OUT according to the following function table:
  • Y_RUN_OUT is 3 (i.e., no zoom is needed)
  • the above-described embodiment repeats the last input line n in an outputting frame.
  • the displaying quality can also be improved by repeating other line in an outputting frame (the n - 1 line in an outputting frame for example) .
  • Chroma VFC 800 includes a C multiplex 802, a C_s witch 1 804, two line memories (Line MemO and Line Mem1 ), a VFC chroma filter 81 4 (which is a 2 tap and 32 phase linear polyphase filter), and a limiter 81 6.
  • VFC chroma filter 81 4 which is a 2 tap and 32 phase linear polyphase filter
  • 81 4 further includes two filter multiplexes (MUXO and MUX1 ), a C_switch2
  • the two multiplexes (MUXO and MUX1 ), C_switch2 831 and two multipliers (MUPO and MUP1 ) form two taps (TO and T1 ) for VFC chroma filter 81 4.
  • Each of the two taps includes a respective filter multiplex, a C_switch2 input, a C_switch2 output and a multiplier.
  • tap T1 includes MUX1 , 11 , 01 and MUP1 .
  • C multiplex 802 which is controlled by C WMUX, receives inputs from the chrominance (U, V) source (i.e. C VFCJN) and generates two outputs for C_switch1 804.
  • C_switch1 804 which is controlled by C RUNJN, receives inputs at its two input terminals (I0 and 11 ) from C multiplex 802 and generates outputs at its two output terminals (00 and 01 ) for the two line memories.
  • the two line memories (Line MemO and Line Mem1 ) receive inputs from respective outputs (00 and 01 ) of C switchl 804, and generate two outputs (00 and, 01 ) for VFC chroma filter 81 4.
  • the two filter multiplexes receive inputs from line memories (Line MemO and Line Mem1 ) and generate two outputs for C_switch2 831 .
  • C_switch2 831 receives inputs at its two input terminals (I0 and 11 ) from respective filter multiplexes (MUXO and MUX1 ) and generates outputs at its two output terminals (00 and 01 ).
  • C_switch2 831 is controlled by C_RUN_OUT.
  • Output 00 from C_switch2 is sent to multiplier MUXO and adder 832.
  • Output 01 of C_switch2 is sent to adder 832.
  • Adder 832 adds the inputs from 00 and 02 of C_switch2 and sends its output to multiplier MUX1 .
  • the two filter multipliers (MUPO and MUP1 ) multiply its two inputs with respective coefficients (32 and CC1 ) .
  • Adder 834 generates a sum based on the two outputs from the two filter multiplexes
  • the output from the adder 834 represents its chroma value.
  • Limiter 81 6 converts the output from adder 834 into a value between -1 28 and 1 27, to ensure that the output from VFC luma filter is in displayable range.
  • C WMUX and C RMUX are used to control the two line memories when chroma VFC 800 is not operated in "filter run-in” or “filter runout” mode.
  • C_WMUX points to the line memory that will be overwritten with the next input line, which is requested by chroma VFC 800. If the chroma VFC requests no line, C WMUX will be stable for the actual output line. If the VFC requests more than one line, the first line will be written to the line memory where C WMUX points. The next line will be written to the line memory C_MUX + 1 . When the C WMUX value reaches the number of used line memories (2 for chroma), C WMUX is set to 0 (modulo 2 function).
  • C_SWITCH 1 sets its data path based on the value of C RUN IN according to the following function table:
  • the above-described embodiment repeats the first input line of an incoming frame.
  • the display quality can also be improved by repeating another line in the incoming frame (the second line in the incoming frame for example) .
  • C_SWITCH2 sets its path based on the value of C RUN OUT according to the following function table:
  • the above-described embodiment repeats the last input line of an outputting frame.
  • the display quality can also be improved by repeating another line in the outputting frame (the n - 1 line in the outputting frame for example) .
  • Y RUN OUT (or C_RUN_OUT) indicates the occurrence of "filter run-out”.
  • Y RUN OUT (or C_RUN_OUT) stays 0 while any lines in a frame are being requested and changes its value when all input lines in the frame have been requested.
  • a line input counter (Y_LIC or C LIC) in VFC luma control (shown in FIG. 9) or VFC chroma control (shown in FIG.10) counts the number of requested lines.
  • Y RUN OUT a run-out control signal
  • Y_RUN_OUT a run-out control signal
  • the processing for chroma is the same as that for luma, except that for all request values being greater than 1 , C RUN OUT is 1 .
  • the number of output lines is greater than that of input lines.
  • the contents of the VFC line memories (as shown in FIG. 7 and FIG.8) are used for more than one input line. For such situations no new input line is necessary for the output line.
  • the number of output lines is less than the input lines.
  • the maximum of new input lines for one output line depends on the maximum vertical compression, which is round up (1 /maximum vertical zoom factor) .
  • the vertical zoom factor is 0.25, which means up to 4 new lines for one output line is needed.
  • an additional increment of zoom factor is needed.
  • line memories (shown in FIG. 7 or 8) need their own write and read reset pulses.
  • the read resets are Y_H_VFC for luma and C_H_VFC for chroma.
  • the write resets are Y NEW LINE for luma and C NEW LINE for chroma.
  • FIG. 9 there is shown a VFC luma control 900 illustrating further detail for VFC 402 shown in FIG. 4.
  • the VFC luma control includes a DTO1 block 902, a DTO2 block 904, a phase calculation block 906, a shifter block 908, a VFC filter coefficient RAM 91 0, an Y line detection block 91 2, a run in and run out control block 91 4, a read/write protection and end of line detection block 91 6, and a VFC luma output line control block 91 8.
  • DTO 1 block 902 includes a two-way multiplexer, an adder, a D register (for storing the current value for next calculation) and a shifter. It generates LSTEP for luma.
  • DTO2 block 904 includes a two-way multiplexer, a MOD(X) function, a D register and an adder. It specifies the phase of VFC luma filter 714 (shown in FIG. 7) and calculates number of lines needed for next output line (Y GO LINE) .
  • Phase correction block 904 generates Y PHASEJNIT. Because a correction value is needed for some input formats, Y_PHASE_INIT contains a raster correction value.
  • Phase calculation block 906 generates Y PHASEJNIT for first progressive line for luma.
  • Shifter block 908 generates Y_PHASE.
  • the coefficient RAM 91 0 includes a phase to address conversion, and it stores coefficients and provides a particular coefficient according to Y PHASE value.
  • Y line detection block 91 2 generates Y GO LINE. Run in and run out control block
  • 91 4 generates Y RUNJN and Y_RUN_OUT.
  • Read/write protection and end of line detection block 91 6 generates Y WR EN, Y RD EN, YJNPUT EOL and
  • VFC luma output line control 91 8 generates Y RMUX, Y_WMUX, Y_H_PROG, Y_INIT_VFC, Y LDELTA and Y_H_VFC.
  • the five control signals (Y RMUX, Y WMUX, Y_H_PROG, Y_IN1T_VFC and Y LDELTA) from VFC luma output line control block 91 8 are always in progressive mode.
  • the five control signals can also control interlace display operation. More specifically, for an interlace output (even or odd), the output from control block 91 8 is only active for the correct output field ID. This progressive controlling is necessary for the nonlinear vertical zooms.
  • An advantage is that the zoom calculation is the same for interlaced and progressive outputs.
  • two horizontal output sync pulses are generated by VFC luma output line control block 91 8. One of the pulses is Y_H_VFC.
  • the second sync pulse is Y_H_PROG and is always high when Y H VFC is high.
  • Y H PROG is also high when the output of VFC (Y) 402 is interlace and the VFC (Y) is able to calculate a new output line but the line is not in the correct field raster (an even line for an odd field or an odd line for an even field).
  • VFC luma output line control block 91 8 requests new input lines for VFC luma filter 71 4 (shown in FIG. 7) from read/write protection and end of line detection block 91 6 by means of generating a pulse on Y_NEW_LINE control line.
  • VFC luma output line control 91 8 also generates Y_RMUX and Y_WMUX.
  • Y RMUX species the reading order to the VFC luma filter multipliers (shown in FIG. 7), and Y WMUX selects the VFC line memory (shown in FIG . 7) that can be overwritten by a new input line.
  • UC LSTEPJNIT is for subline scanning.
  • Y PHASEJNIT is a raster correction value with an UC LSTEPJNIT offset.
  • Y PHASEJNIT points to the first vertical progressive output line position so that all input formats start with the same vertical position.
  • YJNIT_VFC goes after V RST DR becomes high until the next Y_H_PROG pulse. With an active Y JNIT VFC signal and the first
  • Y_H_PROG pulse the DTO1 block 902 and DTO2 block 904 go to the initial output state. With this pulse, the first line of an odd field or the first line of a frame is available. If this output line is in right output raster, Y_H_VFC is generated and output calculation is active.
  • YJNPUT EOL signal specifies the state of input line transmission. If it is zero, a line is written to the VFC line memories (shown in FIG. 7). If it is one, the transmission of an input line has been finished and VFC luma output line control block 91 8 can request a new line if it needs for the next Y_H_PROG pulse.
  • Y_OUTPUT_EOL signal specifies the state of output line calculation. If it is zero, the output is active and no YJH PROG and Y_H_VFC pulses are allowed. If it is high, Y_H_PROG and Y_H_VFC pulse generation is possible.
  • the values of UC_VZONEs (1 , 2, ..., 5) divide an output picture in five zones for non linear zoom.
  • a counter inside VFC luma output line control block 91 8 counts Y_H_PROG pulses and specifies progressive output line number. This number is compared with four zones. Each of the four zones has its own LDELTA value.
  • UCJ-DELTA1 is for zone one, UC LDELTA2 for zone two, UC LDELTA4 for zone four and UCJ.DELTA5 for zone five. All LDELTA values have two fractional bits.
  • the DTO1 block 902 adds LDELTA to (LSTEP ⁇ ⁇ 2) . It starts with UC LSTEP ⁇ ⁇ 2 + LDELTA. So LSTEP is a function of:
  • LSTEP (UC_ LSTEP « 2 + Eir-4 (output line position)) » 2 Symbol " ⁇ ⁇ x" denotes shifting the input to the left by x bit positions, and symbol “ > > x” denotes shifting the input to the right by x bit positions.
  • DTO2 block 904 specifird the phase of the polyphase filter (shown as 71 4 in FIG. 7) and performs Y GO LINE calculation.
  • DTO2 block 904 has a sub-phase resolution of 1 /256 or 1 /51 2, which means the 32 phases are expanded to 81 92 (progressive inputs) or 1 6384 (interlace inputs) phases.
  • VFC (Y) 402 (shown in FIG. 4) produces a progressive output when
  • Run in and run out control block 914 is for filter initialization and for Y GO LINE limitation when input is at the end of a field or frame. Referring to FIG. 1 0, there is shown a block diagram for an exemplary
  • VFC chroma control 1 000 illustrate further detail for VFC 403 shown in FIG. 4.
  • the VFC chroma control includes a DTO3 block 1 002, a DTO4 block 1 004, a phase calculation block 1006, a shifter block 1 008, a C line detection block 1012, a run in and run out control block 1014, a read/write protection and end of line detection block 101 6, and a VFC chroma output line control block 101 8.
  • DTO3 block 1002 includes a two-way multiplexer, a D register, an adder and a shifter. It generates LSTEP for chroma.
  • DTO4 block 1 004 includes a two- way multiplexer, a MOD(x) function, a D register and an adder. It specifies the phase of VFC chroma filter 81 4 (shown in FIG. 8) and calculates number of lines needed for the next output line (C_GO_LINE) .
  • Phase calculation block 1 006 generates C PHASE JNIT for chroma first progressive line.
  • Shifter block 1 008 generates coefficient CC1 .
  • C line detection block 101 2 generates CJ3O LINE.
  • Run in and run out control block 1014 generates C RUNJN and C_RUN_OUT.
  • Read/write protection and end of line detection block 1 01 6 generates C WR EN, C RD EN, C INPUT EOL and C OUTPUT EOL.
  • VFC chroma output line control 1 01 8 generates C_RMUX, C_WMUX, C H PROG, CJNIT VFC, CJ-.DELTA and
  • VFC chroma control 1000 does not have coefficient RAM because the VFC chroma control only needs two coefficients. One coefficient is a fixed value (32), and the other (CC1 ) is a function of DTO3 block 1 104.
  • the MOD(x) function in DOT4 block 1 004 performs a modulo x function, which can be described by the following algorithm:
  • Y line detection block 91 2 calculates the necessary number of input lines for the next input line for luma (Y_GO_LINE) . Its function can be described by the following algorithm:
  • the shift function > > (X) in shifter block 908 performs a shift right function where the shift value is x. Its function can be described by the following algorithm:
  • VFC luma control 900 shown in FIG. 9 and VFC chroma control 1 000 shown FIG. 10 the Y PHASE INIT and C PHASEJNIT values consist of a raster correction and a subline scanning value.
  • FIG. 1 1 shows line positions at center if the Y GO LINE initialization value is used without a raster correction. Because the VFC start position must be the same for all input formats, a correction value is for some input formats necessary.
  • phase calculation 906 (shown in FIG. 9) generates Y_PHASEJNIT according to the following algorithm:
  • phase calculation 1006 (shown in FIG. 10) generates
  • FIG. 1 2 there is shown a block diagram 1 200 illustrating further detail for VFC luma output line control block 91 8, which includes a line output counter 1 202 for generating Y LOC, a vertical zone detection 1 204 for generating Y_LDELTA, and an FSM (Finite State Machine) 1 206 for generating control signals for luma.
  • VFC luma output line control block 91 8 which includes a line output counter 1 202 for generating Y LOC, a vertical zone detection 1 204 for generating Y_LDELTA, and an FSM (Finite State Machine) 1 206 for generating control signals for luma.
  • FSM Finite State Machine
  • vertical active display size is divided into five zones. Each zone has a LDELTA value.
  • the active zone is selected on the actual output line that is counted by Y_LOC.
  • the LDELTA value is the change of LSTEP of one progressive output line as the following algorithm:
  • chroma output line control block 101 8 is similar to that shown in FIG. 1 2.
  • a chroma line control block will include a chroma line output counter for generating C_LOC, a vertical zone detection for generating C LDELTA, and an FSM for generating the control signals and values for VFC chroma control 1 000 as shown in FIG. 1 0.
  • FIG. 1 3 there is shown a state machine for FSM 1 206.
  • the inputs of the state machine are V_RST_DR, YJ-.OC, Y GOJJNE, V OID,
  • UC VOID UC VOID
  • YJNPUT EOL end of line signal
  • YJDUTPUT EOL end of line signal
  • the outputs of the state machine are YJNIT_VFC, Y WMUX, Y RMUX, YJH PROG, Y_H_VFC, and Y NEW LINE.
  • YJNIT_VFC sets Y line detection block 91 2 and DTO 1 and DT2 blocks into initial mode.
  • Y WMUX and Y_RMUX set the VFC filter multiplexers (shown in FIG. 7) and Y_H_PROG indicates that a new output line is available. If it is in the correct raster, an Y_H_VFC pulse is also generated.
  • V_RST_DR resets FSM 1 206.
  • Y LOC is the actual output line number
  • Y_GO_LINE is the number of input lines that are necessary for the next Y_H_PROG pulse.
  • V OID is vertical raster ID and UC VOID is output format ID (field or frame) .
  • Y_INPUT_EOL indicates the status of the input line transmission ( 1 - > transmission is ready).
  • Y_OUTPUT_EOL indicates the status of output line transmission (1 - > transmission is ready) .
  • YJNIT VFC is high one clock after the first Y_H_PROG pulse.
  • FSM 1 206 includes internal registers for counter, rmux and wmux.
  • the count register is for loading the Y GO LINE value, and the FSM decrements it for each requested new line until it is zero.
  • the rmux register is for the Y_RMUX output, and the rmux value changes with a Y_H_PROG pulse.
  • the Y_RMUX value equals rmux when output line is in correct raster.
  • the wmux value changed with each new requested line.
  • the Y WMUX output equals wmux.
  • the implementation of the state machine for chroma is in principle the same as that for luma. More specifically, the state machine for chroma will generates the control signals and values (i.e., C RUMX, C_WMUX, YJNIT VFC,
  • the state machine shown in FIG. 1 3 operates according to the following state tables:
  • FIG. 1 there is shown a block diagram 1 400 illustrating further detail for read/write protection and end of line detection block 91 6 for luma shown in FIG. 9.
  • the read/write protection and end of line detection block includes a pixel overwrite protection block 1402, an input line state block 1404 and an output line state block 1 406.
  • RTR and RTS are handshaking signals.
  • UC HSINL is horizontal size of an stored input video image
  • Y_NEW_LINE line is line request from the VFC luma output line control
  • YJNPUT EOL is the end of line signal from input lines
  • Y_WR_EN is write enable signal for the VFC line memories
  • Y PIC is pixel position of input line
  • Y POC is pixel position of output line
  • Y_OUTPUT_EOL is the end of line signal from output lines
  • UCJHINP is horizontal write start position
  • UC YHINL is horizontal write length
  • Y H VFC is new horizontal output line signal
  • Y_RD_EN is enable signal for the VFC line memory reading.
  • Y_INPUT_ON signal is enable signal to overwrite actual write position in the VFC line memory and Y OUTPUT ON is enable signal to read out from the actual line memory positions.
  • This block needs a line input counter (Y_LIC for luma and C_LIC for chroma) .
  • the counter is set to zero with V_RST_DR. With each Y H PROG pulse the counter counts up the Y GO LINE input value for luma (counts up C GO LINE input for chroma) .
  • Y GOJ NE (or CJ3OJJNE) can differ if the number of requested lines is greater than the number of available lines.
  • Y RUN IN (or C RUNJN) is set during the first input line so that the first line is copied to all line memories (shown in FIG. 7 or FIG.
  • Y RUN OUT is only updated with next Y_H_PROG pulse because the Y_GO_LINE value is for the next YJH PROG pulse.
  • the function for Y RUN OUT is defined as:
  • Y GOJJNE output
  • Y_GO_LINE input
  • Y GO LINE (output) is reduced by the difference (after this situation Y GO LINE (output) is set to 0 until V_RST_DR) when the number of input lines is less than
  • the filter run out function (see run in and run out control block 1 01 4 shown in FIG. 1 0) also limits C GOJJNE input to CJ3OJJNE output.
  • C GO LINE (output) equals C GOJJNE (input) when the number of input lines is greater than C LIC + C GOJJNE (input).
  • C_GO_LINE (output ) is reduced by the difference (after this situation C_GO_LINE output is set to 0 until V_RST_DR) when the number of input lines is greater than CJJC + C GO LINE input.
  • FIG. 1 5 there is show a coefficient table for the VFC luma filter.
  • bit 1 of UC VFC THRU register is set to 0
  • the luma coefficient (CC1 ) is applied from block 1 008 (see FIG. 1 0) . If this bit is set to 1 , the luma coefficient (CC 1 ) is 0.

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Controls And Circuits For Display Device (AREA)

Abstract

L'invention porte sur un procédé et un appareil de traitement de signaux vidéo devant être affichés sur un dispositif d'affichage numérique sans effets de bord ou artéfacts au début des intervalles entre les trames. De manière spécifique, ces signaux vidéo comprennent une pluralité de trames de pixels, chacune des trames de pixels comprenant une pluralité de lignes de pixels. Un système de traitement de signaux vidéo type comprend un convertisseur en format vertical (CFV) (402) qui convertit des formats de signaux dans le sens vertical. Un CFV type comprend une mémoire pour stocker les lignes de pixels « antérieurs » qui peuvent être utilisées pour créer une ligne de pixels courants devant être affichée sur un dispositif d'affichage numérique. Toutefois, au début d'une trame de pixels, il n'y a pas de lignes de pixels « antérieurs » qui peuvent être utilisées pour créer une ligne de pixels courants. Ceci provoque des effets de bord ou artéfacts sur le dispositif d'affichage numérique dans le sens vertical, au début des intervalles entre les trames. Le problème des effets de bord ou artéfacts peut se résoudre par la répétition d'au moins une ligne de pixels se trouvant sur ou après la position initiale de chacune des trames.
PCT/US2000/027148 1999-10-12 2000-10-03 Procede et systeme d'elimination des effets de bord au debut d'une trame de signaux video WO2001028244A1 (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
AU78473/00A AU7847300A (en) 1999-10-12 2000-10-03 Method and system for eliminating edge effects at the beginning of frame in video signals

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US15875799P 1999-10-12 1999-10-12
US60/158,757 1999-10-12

Publications (1)

Publication Number Publication Date
WO2001028244A1 true WO2001028244A1 (fr) 2001-04-19

Family

ID=22569575

Family Applications (4)

Application Number Title Priority Date Filing Date
PCT/US2000/027148 WO2001028244A1 (fr) 1999-10-12 2000-10-03 Procede et systeme d'elimination des effets de bord au debut d'une trame de signaux video
PCT/US2000/027149 WO2001028245A1 (fr) 1999-10-12 2000-10-03 Procede et systeme d'elimination des effets de bord aux extremites des lignes des signaux video
PCT/US2000/027147 WO2001028243A1 (fr) 1999-10-12 2000-10-03 Procede et systeme permettant d'eliminer les effets de bord a la fin des trames dans les signaux video
PCT/US2000/027146 WO2001028242A1 (fr) 1999-10-12 2000-10-03 Procede et systeme permettant d'eliminer les effets de bord au debut des lignes dans les signaux video

Family Applications After (3)

Application Number Title Priority Date Filing Date
PCT/US2000/027149 WO2001028245A1 (fr) 1999-10-12 2000-10-03 Procede et systeme d'elimination des effets de bord aux extremites des lignes des signaux video
PCT/US2000/027147 WO2001028243A1 (fr) 1999-10-12 2000-10-03 Procede et systeme permettant d'eliminer les effets de bord a la fin des trames dans les signaux video
PCT/US2000/027146 WO2001028242A1 (fr) 1999-10-12 2000-10-03 Procede et systeme permettant d'eliminer les effets de bord au debut des lignes dans les signaux video

Country Status (2)

Country Link
AU (4) AU7847200A (fr)
WO (4) WO2001028244A1 (fr)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003036987A1 (fr) * 2001-10-26 2003-05-01 Koninklijke Philips Electronics N.V. Reutilisation de la zone tampon dans un dispositif de traitement de pixels vertical pour redimensionnement video
WO2003100551A3 (fr) * 2002-05-17 2004-02-19 Thomson Licensing Sa Procede et systeme de gestion de memoires vfc

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0465732A1 (fr) * 1990-07-11 1992-01-15 Koninklijke Philips Electronics N.V. Appareil pour la dérivation d'un signal de télévision entrelacé à basse définition et des autres constituants d'un signal de télévision à haute définition et appareil pour la reconstruction du signal original
US5528381A (en) * 1992-06-02 1996-06-18 Producers Color Service, Inc. System apparatus and method for identifying video frames suitable for freeze-frame viewing
EP0805430A1 (fr) * 1996-04-26 1997-11-05 Matsushita Electric Industrial Co., Ltd. Adaptateur vidéo et appareil d'affichage d'image numérique
WO1998041011A1 (fr) * 1997-03-12 1998-09-17 Matsushita Electric Industrial Co., Ltd. Systeme de transposition, par abaissement de frequence, des signaux de television a haute definition (t.v.h.d.)

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0465732A1 (fr) * 1990-07-11 1992-01-15 Koninklijke Philips Electronics N.V. Appareil pour la dérivation d'un signal de télévision entrelacé à basse définition et des autres constituants d'un signal de télévision à haute définition et appareil pour la reconstruction du signal original
US5528381A (en) * 1992-06-02 1996-06-18 Producers Color Service, Inc. System apparatus and method for identifying video frames suitable for freeze-frame viewing
EP0805430A1 (fr) * 1996-04-26 1997-11-05 Matsushita Electric Industrial Co., Ltd. Adaptateur vidéo et appareil d'affichage d'image numérique
WO1998041011A1 (fr) * 1997-03-12 1998-09-17 Matsushita Electric Industrial Co., Ltd. Systeme de transposition, par abaissement de frequence, des signaux de television a haute definition (t.v.h.d.)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2003036987A1 (fr) * 2001-10-26 2003-05-01 Koninklijke Philips Electronics N.V. Reutilisation de la zone tampon dans un dispositif de traitement de pixels vertical pour redimensionnement video
WO2003100551A3 (fr) * 2002-05-17 2004-02-19 Thomson Licensing Sa Procede et systeme de gestion de memoires vfc
CN1312923C (zh) * 2002-05-17 2007-04-25 汤姆森许可贸易公司 Vfc存储器管理的方法和设备及使用其的***
US7375764B2 (en) 2002-05-17 2008-05-20 Thomson Licensing Method and system for VFC memory management

Also Published As

Publication number Publication date
WO2001028243A1 (fr) 2001-04-19
AU7847300A (en) 2001-04-23
WO2001028245A1 (fr) 2001-04-19
WO2001028242A1 (fr) 2001-04-19
AU7847200A (en) 2001-04-23
AU7747100A (en) 2001-04-23
AU7747200A (en) 2001-04-23

Similar Documents

Publication Publication Date Title
US6144412A (en) Method and circuit for signal processing of format conversion of picture signal
US5534934A (en) Television receiver capable of enlarging and compressing image
JP3420234B2 (ja) 表示システム
KR101554685B1 (ko) 비디오 프로세싱을 기술하기 위한 방법, 장치 및 머신 판독가능 매체
KR0151859B1 (ko) 조정가능한 반앨리어스 필터
US8804040B2 (en) Shared memory multi video channel display apparatus and methods
US8754991B2 (en) Shared memory multi video channel display apparatus and methods
EP2326082A2 (fr) Appareil d'affichage à canal vidéo multiple à mémoire partagée et procédés
EP2355496B1 (fr) Appareil d'affichage à canal vidéo multiple à mémoire partagée et procédés
WO1998020670A2 (fr) Procede et dispositif de conversion de signaux infographiques en signaux video tv avec changement d'echelles verticale et horizontale sans utilisation de tampon de trame
KR20050048529A (ko) 실시간 데이터 스트림 프로세서
JPH11164322A (ja) アスペクト比変換装置及び方法
JP2000347638A (ja) Ｏｓｄ装置及びこれを用いた符号化ビデオ復号装置並びにこの復号装置を用いたディジタル放送受信装置
JP2005192230A (ja) 表示装置
WO2001028244A1 (fr) Procede et systeme d'elimination des effets de bord au debut d'une trame de signaux video
JP3576383B2 (ja) ビデオ表示制御装置
KR100311009B1 (ko) 공통 포맷을 이용하는 영상 포맷 변환 장치와 그 방법
JP2006227442A (ja) 映像信号処理装置、及び該装置を備えた映像表示装置
JPH10145817A (ja) 画像信号のｉｐ変換およびフォ−マット変換の信号処理回路
GB2341510A (en) Video down-conversion apparatus
KR100378788B1 (ko) 다중-표준형2화면영상신호처리회로
KR100300948B1 (ko) 영상색차신호의포맷변환장치
JP3388974B2 (ja) 圧縮伸長可変回路
JP3428180B2 (ja) 映像信号圧縮装置
EP0804029A2 (fr) Dispositif de traitement d'un signal vidéo

Legal Events

Date Code Title Description
AK Designated states

Kind code of ref document: A1

Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY BZ CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW

AL Designated countries for regional patents

Kind code of ref document: A1

Designated state(s): GH GM KE LS MW MZ SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG

121 Ep: the epo has been informed by wipo that ep was designated in this application
DFPE Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101)
122 Ep: pct application non-entry in european phase
NENP Non-entry into the national phase

Ref country code: JP

WA Withdrawal of international application
WA Withdrawal of international application