WO2000075985A1 - Procede de fabrication de dispositif portable a circuit integre avec chemins de conduction electrique - Google Patents
Procede de fabrication de dispositif portable a circuit integre avec chemins de conduction electrique Download PDFInfo
- Publication number
- WO2000075985A1 WO2000075985A1 PCT/FR2000/001264 FR0001264W WO0075985A1 WO 2000075985 A1 WO2000075985 A1 WO 2000075985A1 FR 0001264 W FR0001264 W FR 0001264W WO 0075985 A1 WO0075985 A1 WO 0075985A1
- Authority
- WO
- WIPO (PCT)
- Prior art keywords
- chip
- manufacturing
- contact pads
- chips
- paths
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76898—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics formed through a semiconductor substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05617—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/05624—Aluminium [Al] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/05599—Material
- H01L2224/056—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/05638—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/05644—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48135—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/48145—Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06506—Wire or wire-like electrical connections between devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06524—Electrical connections formed on device or on substrate, e.g. a deposited or grown layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06551—Conductive connections on the side of the device
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0105—Tin [Sn]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01056—Barium [Ba]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/0132—Binary Alloys
- H01L2924/01327—Intermediate phases, i.e. intermetallics compounds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Definitions
- the present invention relates to a method of manufacturing electronic devices comprising at least one integrated circuit chip connected to a communication interface through electrical conduction paths.
- the present invention can be applied to devices comprising a single integrated circuit chip connected to a communication interface, the connection pads of which are not opposite the contact pads of the chip. Electrical conduction paths then allow the connection to be made.
- the present invention advantageously applies to the manufacture of electronic devices comprising a plurality of integrated circuit chips stacked and connected together by electrical conduction paths. It relates more particularly to portable devices with integrated circuits comprising such a stack connected to communication interfaces such as Donner of connection and / or antenna.
- These electronic devices constitute portable devices for example, such as smart cards with and / or contactless or electronic tags.
- the present invention applies to electronic devices such as cameras or stacks of memories used in the aerospace field, or even electronics embedded in vehicles, for example.
- the invention makes it possible to reduce the dimensions of the device for applications in which the overall dimensions must be controlled.
- FIG. 1 A conventional method for manufacturing a stack of integrated circuits is illustrated in FIG. 1.
- the integrated circuit chips 10 are superimposed by bonding the rear face of a chip 10 to the active face of the previous one, the contact pads 11 of each chip 10 remaining free to allow connection by wire wiring 17.
- connection wires 17 and their protection by depositing resin or the like, further increases the volume of the micromodule obtained.
- Such a method does not make it possible to obtain a compact integrated circuit stack and the number of circuits to be stacked is necessarily limited as and when stacked.
- stacking is limited to three levels.
- FIG. 2 illustrates another known method for manufacturing a stack of integrated circuits.
- the object of the present invention is to overcome the drawbacks of the prior art for the production of integrated circuit stacks.
- the present invention provides a method of manufacturing a stack of integrated circuits making it possible to combine reliability of the finished product with simplicity and a reduction in the number of manufacturing steps.
- the present invention proposes to make openings in the cutting paths of a wafer carrying integrated circuit chips, and to make electrical conduction paths between the contact pads of the chips and a connection point located on the back side of the plate.
- the invention also makes it possible to connect a single integrated circuit chip to a communication interface of a particular design in which the connection pads are not located opposite the contact pads of the chip. Electrical conduction paths then make it possible to make the connection by connecting the contact pads of the chip to connection points situated opposite the pads of the connection to the communication interface.
- the present invention more particularly relates to a method of manufacturing a device, characterized in that it comprises the following steps: - supply of at least one integrated circuit chip placed on at least one wafer and surrounded by paths cutting; making openings in the cutting paths crossing the wafer; - Realization of electrical conduction paths covering the side of each opening and extending from a contact pad of a chip adjacent to the opening to a connection point of the chip.
- the connection points are located on the rear face of the chip.
- connection points are located on the active face of the chip, the electrical conduction path passing through the rear face of the chip.
- the method according to the invention further comprises the following steps: individualization of a chip by sawing the cutting paths; connection of the contact pads of the chip to a communication interface by placing the connection points of the chip opposite the connection pads of the communication interface.
- the method further comprises the following steps: individualization of at least two chips by sawing the cutting cnemms; stacking: individualized chips so as to place the connection points and the contact pads of each chip opposite, - connection of the contact pads of the stacked chips through the electrical conduction cnemms.
- the method further comprises the following steps: stacking the wafers comprising the integrated circuit chips so as to place the connection points and the contact pads of each chip opposite; connection of the contact pads of the stacked chips through the electrical conduction paths; individualization of the chip stacks by sawing the cutting paths of the overlapping wafers.
- the connections between the contact pads and the connection points of the stacked chips are made by gluing.
- the bonding is carried out collectively by thermoactivation.
- connections between the contact pads and the connection points of the stacked chips are made collectively by thermosonic welding.
- connections between the contact pads and the connection points of the stacked chips are made collectively by thermocompression.
- connections between the contact pads and the connection points stacked chips are produced collectively by ultrasonic welding.
- connections between the contact pads and the connection points of the stacked chips are made collectively by remelting an alloy, previously applied to the electrical conduction paths.
- the openings are drilled at the intersections of the cutting paths. According to another alternative embodiment, the openings are drilled on the edges of the cutting paths, near the contact pads of the chips.
- the electrical conduction cnemms are made of metallic material.
- the electrical conduction paths are made of conductive polymer.
- the present invention also relates to an electronic device comprising at least one integrated circuit chip, characterized in that the contact pads of the chip are connected to a communication interface by electrical conduction paths carried at least in part by the chip.
- the invention also applies to an electronic device comprising a stack of at least two integrated circuits, characterized in that the connections between the contact pads of the stacked chips are ensured by electrical contact through electrical conduction paths covering each side of the chip and extending from a contact pad to the rear face of the chip.
- the stack of integrated circuits is connected to a communication interface through at least one of the electrical conduction cr-emms carried at least in part by the chip.
- the method according to the invention is simple to implement and makes it possible to obtain compact integrated circuit stacks which may have more than three levels.
- the use of thin circuit boards will allow excellent compactness of the stack.
- Such stacks can be transferred to a card holder with ISO standard dimensions, that is to say a thickness of 0.76 mm.
- the manufacturing method according to the invention has the advantage of allowing a collective connection of the superimposed chips, which leads to a saving of time and a reduction in costs.
- the collective connection of the chips can be carried out after the individualization of the chips and their stacking or before the individualization by stacking the plates.
- the method of the invention allows a significant gain in materials.
- the invention also makes it possible to produce contact deviations on a single chip so as to transfer it directly to a communication interface. communication whatever the reason for the connection periods of the latter.
- the chip or the stack of chips are also easily connected to the communication interface of the device through the electrical conduction paths previously made.
- FIG. 1, already described, is a diagram in cross section illustrating a traditional method of manufacturing a stack of integrated circuits
- FIG. 2, described above, is a diagram in cross section illustrating a known method of manufacturing a stack of integrated circuits
- Figure 3 is a schematic top view of a portion of an integrated circuit board showing the cutting paths
- FIG. 4 is a schematic top view of an opening made in the cutting paths according to the method of
- Figure 5 is a schematic top view illustrating the metallization of the contact pads according to the method of the invention.
- - Figure 6 is a schematic top view illustrating the sawing of the cutting paths according to the method of the invention;
- Figure 7 is a sectional view of the metallization of the contact pads according to the method of the invention;
- Figures 8a and 8b are schematic views of different embodiments of metallizations according to the method of the invention.
- FIG. 9 schematically illustrates the stack of integrated circuits obtained according to the method of the invention, -
- Figure 10 schematically illustrates a top view of an alternative embodiment of one invention
- FIG. 11 is a schematic sectional view of FIG. 10.
- each circuit chip 10 is framed by cutting paths 2 which will guide the sawing of wafer 1 to individualize the integrated circuit chips.
- Each chip 10 comprises, on its active face, contact pads 11 capable of establishing electrical contact with another chip and / or with a communication interface.
- FIG. 4 is a close-up of the intersection A between two cutting paths 2.
- openings 20 are made in the cutting paths 2. These openings 20 pass through the entire thickness of the wafer 1.
- the opening 20 is made at the intersection A of the cutting paths 2.
- openings 20 can be drilled in the edges of the cutting paths 2, preferably near the contact pads 11 of the chips 10.
- the opening 20 of the wafer can be produced by laser cutting, by micro -.smage by electric discharges, or by high pressure water jet, or by any other means known in the state of the art.
- the opening has a circular shape centered on the intersection A of the cutting paths 2.
- the opening 20 is made near the contact pads 11 of the four chips 10 having a corner on the intersection A.
- FIG. 5 illustrates the step of making the electrical conduction paths.
- These paths 25 are made of a conductive material such as a metal or a conductive polymer for example. In general, these paths 25 cover the sides of the openings 20 and extend from a contact pad 11 adjacent to an opening 20 to a connection point 12.
- connection points 12 are located on the rear face of the chip 10 or on its front face. To make a stack of integrated circuits, the connection points are preferably located on the rear face of each chip 10. These electrical conduction paths 25 can be produced according to various known techniques.
- a conductive material can, for example, be printed on a predetermined area of the wafer by serigraphy or by material jet using a printing head.
- the paths 25 can also be produced, for example, by chemical deposition of conductive material, by electrolysis, by spraying of vaporized conductive material, or also by vacuum evaporation of conductive material.
- the chips 10 are then individualized by sawing 21 from the cutting paths 2.
- Sawing 21 also makes it possible to separate the metallized contact pads 11 from one another so that there is no electrical contact between different chips 10 on the same wafer 1.
- FIG. 7 illustrates in section the area covered by an electrical conduction path 25. This area extends, in a hook, on the contact pads 11 adjacent to the opening 20, on the sides of the opening 20 and on the rear face of the chips in contact with said opening 20 to reach a connection point 12. An electrical contact is thus established between the contact pads 11 of the chips 10 and the connection points 12 of the respective rear faces.
- FIGS. 8a and 8b illustrate alternative embodiments of the manufacturing method according to the invention with other formats for cutting openings 20 and electrical conduction paths 25.
- FIG. 8a illustrates an opening 20 of large format pierced in a cross at the intersection of the paths of ⁇ cut 2, with - .. re electrically conductive zone 25 in an arc broken by sawing 21 of the wafer along the cutting paths 2 so as to dissociate each chip 10 and its contacts 11.
- Such a variant allows great tolerance in positioning during the stacking of integrated circuit chips.
- FIG. 8b illustrates a variant in which four small openings 20 have been drilled in the cutting paths 2, near the contact pads 11 of each chip 10.
- An electrically conductive zone 25 therefore covers a tab extending from each pad of contact 11 when opening 20.
- openings 20 and paths 25 can be envisaged depending on the size and the location of the contact pads 11 on the chips 10.
- FIG. 9 illustrates the stacking of integrated circuit chips according to the manufacturing method of the invention.
- the integrated circuit chips 10, individualized by sawing the wafer along the cutting paths 2 are stacked one on the other so as to place the connection points 12 and the contact pads 11 of each chip 10 facing each other. screw.
- a plurality of plates 1 can be stacked on each other so as to place the connection points 12 and the contact pads 11 of each chip 10 facing each other.
- stacks of integrated circuits are individualized by sawing the cutting paths 2 of the overlapping plates 1.
- the connections between the contact pads 11 of the stacked chips 10 are obtained by bonding or by welding the electrical conduction paths 25 or by any other suitable means.
- connections are made collectively, on the stacked chips 10, using a heat-activated adhesive and by collectively heating the stack of chips 10.
- glue for the connection of the paths 25, such as an anisotropic conduction glue, or an isotropic conduction glue, or a non-conductive glue which has a strong shrinkage during its polymerization so as to place the contact pads 11 and the connection points 12 facing each other for mechanical contact.
- connections are made collectively, on the stacked chips 10.
- the collective connection can be made by ultrasonic welding.
- a golden metallization, or alummized, for example, is applied to the electrical conduction paths 25 and the stack of chips is vibrated by ultrasound so as to produce a metallic weld of the contacts 11 and of the metallized connection points 12.
- connection can also be obtained by thermocompression or by thermosonic compression.
- the connections of the contact pads 11 with the connection points 12 can be made by refusing a plated alloy such as tin / lead for example, activation of the solder being obtained. by local heating of the plating by means of a beam or a laser fiber for example.
- Figures 10 and 11 illustrate a possible application of the method according to the present invention.
- connection pads 12 are located on the acti v e of the chip 10.
- the electrical conduction paths 25 advantageously make it possible to bring the contact pads 11 respectively to connection points 12 at the side opposite the active face of the chip 10, the paths 25 passing through the rear face of the chip 10.
- connection points 12 are made on the rear face of the chip 10 as previously described.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Wire Bonding (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
Abstract
Description
Claims
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
AU45753/00A AU4575300A (en) | 1999-06-04 | 2000-05-11 | Method for making an integrated circuit portable device with electric conduction paths |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR9907056A FR2794570B1 (fr) | 1999-06-04 | 1999-06-04 | Procede de fabrication de dispositif portable a circuit integre avec chemins de conduction electrique |
FR99/07056 | 1999-06-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
WO2000075985A1 true WO2000075985A1 (fr) | 2000-12-14 |
Family
ID=9546371
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
PCT/FR2000/001264 WO2000075985A1 (fr) | 1999-06-04 | 2000-05-11 | Procede de fabrication de dispositif portable a circuit integre avec chemins de conduction electrique |
Country Status (3)
Country | Link |
---|---|
AU (1) | AU4575300A (fr) |
FR (1) | FR2794570B1 (fr) |
WO (1) | WO2000075985A1 (fr) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002078083A2 (fr) * | 2001-03-27 | 2002-10-03 | Formfactor, Inc. | Via de tranche de circuit integre de raccordement |
US7358154B2 (en) | 2001-10-08 | 2008-04-15 | Micron Technology, Inc. | Method for fabricating packaged die |
US7375009B2 (en) | 2002-06-14 | 2008-05-20 | Micron Technology, Inc. | Method of forming a conductive via through a wafer |
US9484225B2 (en) | 2003-05-06 | 2016-11-01 | Micron Technology, Inc. | Method for packaging circuits |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE10244446B4 (de) * | 2002-09-24 | 2004-08-19 | Infineon Technologies Ag | Halbleiterchipstapel |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5749252A (en) * | 1980-09-09 | 1982-03-23 | Matsushita Electronics Corp | Manufacture of semiconductor device |
EP0186829A2 (fr) * | 1984-12-21 | 1986-07-09 | Asea Brown Boveri Aktiengesellschaft | Procédé et matériau métallique pour joindre des parties de composants |
US4984358A (en) * | 1989-03-10 | 1991-01-15 | Microelectronics And Computer Technology Corporation | Method of assembling stacks of integrated circuit dies |
EP0522518A2 (fr) * | 1991-07-09 | 1993-01-13 | Hughes Aircraft Company | Assemblage de puces électroniques empilées et méthode de fabrication pour celui-ci |
EP0708485A1 (fr) * | 1994-10-17 | 1996-04-24 | International Business Machines Corporation | Puce semi-conductrice et module électronique comprenant des interconnexions/composants intégrés dans la surface et procédés de fabrication |
US5673478A (en) * | 1995-04-28 | 1997-10-07 | Texas Instruments Incorporated | Method of forming an electronic device having I/O reroute |
US5688721A (en) * | 1994-03-15 | 1997-11-18 | Irvine Sensors Corporation | 3D stack of IC chips having leads reached by vias through passivation covering access plane |
US5699234A (en) * | 1995-05-30 | 1997-12-16 | General Electric Company | Stacking of three dimensional high density interconnect modules with metal edge contacts |
US5818107A (en) * | 1997-01-17 | 1998-10-06 | International Business Machines Corporation | Chip stacking by edge metallization |
WO1999059206A2 (fr) * | 1998-05-13 | 1999-11-18 | Koninklijke Philips Electronics N.V. | Dispositif a semi-conducteur et procede de fabrication associe |
-
1999
- 1999-06-04 FR FR9907056A patent/FR2794570B1/fr not_active Expired - Fee Related
-
2000
- 2000-05-11 WO PCT/FR2000/001264 patent/WO2000075985A1/fr active Application Filing
- 2000-05-11 AU AU45753/00A patent/AU4575300A/en not_active Abandoned
Patent Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5749252A (en) * | 1980-09-09 | 1982-03-23 | Matsushita Electronics Corp | Manufacture of semiconductor device |
EP0186829A2 (fr) * | 1984-12-21 | 1986-07-09 | Asea Brown Boveri Aktiengesellschaft | Procédé et matériau métallique pour joindre des parties de composants |
US4984358A (en) * | 1989-03-10 | 1991-01-15 | Microelectronics And Computer Technology Corporation | Method of assembling stacks of integrated circuit dies |
EP0522518A2 (fr) * | 1991-07-09 | 1993-01-13 | Hughes Aircraft Company | Assemblage de puces électroniques empilées et méthode de fabrication pour celui-ci |
US5688721A (en) * | 1994-03-15 | 1997-11-18 | Irvine Sensors Corporation | 3D stack of IC chips having leads reached by vias through passivation covering access plane |
EP0708485A1 (fr) * | 1994-10-17 | 1996-04-24 | International Business Machines Corporation | Puce semi-conductrice et module électronique comprenant des interconnexions/composants intégrés dans la surface et procédés de fabrication |
US5673478A (en) * | 1995-04-28 | 1997-10-07 | Texas Instruments Incorporated | Method of forming an electronic device having I/O reroute |
US5699234A (en) * | 1995-05-30 | 1997-12-16 | General Electric Company | Stacking of three dimensional high density interconnect modules with metal edge contacts |
US5818107A (en) * | 1997-01-17 | 1998-10-06 | International Business Machines Corporation | Chip stacking by edge metallization |
WO1999059206A2 (fr) * | 1998-05-13 | 1999-11-18 | Koninklijke Philips Electronics N.V. | Dispositif a semi-conducteur et procede de fabrication associe |
Non-Patent Citations (1)
Title |
---|
PATENT ABSTRACTS OF JAPAN vol. 006, no. 123 (E - 117) 8 July 1982 (1982-07-08) * |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2002078083A2 (fr) * | 2001-03-27 | 2002-10-03 | Formfactor, Inc. | Via de tranche de circuit integre de raccordement |
WO2002078083A3 (fr) * | 2001-03-27 | 2003-03-20 | Formfactor Inc | Via de tranche de circuit integre de raccordement |
US6910268B2 (en) | 2001-03-27 | 2005-06-28 | Formfactor, Inc. | Method for fabricating an IC interconnect system including an in-street integrated circuit wafer via |
US7358154B2 (en) | 2001-10-08 | 2008-04-15 | Micron Technology, Inc. | Method for fabricating packaged die |
US7375009B2 (en) | 2002-06-14 | 2008-05-20 | Micron Technology, Inc. | Method of forming a conductive via through a wafer |
US9484225B2 (en) | 2003-05-06 | 2016-11-01 | Micron Technology, Inc. | Method for packaging circuits |
US10453704B2 (en) | 2003-05-06 | 2019-10-22 | Micron Technology, Inc. | Method for packaging circuits |
US10811278B2 (en) | 2003-05-06 | 2020-10-20 | Micron Technology, Inc. | Method for packaging circuits |
Also Published As
Publication number | Publication date |
---|---|
AU4575300A (en) | 2000-12-28 |
FR2794570B1 (fr) | 2003-07-18 |
FR2794570A1 (fr) | 2000-12-08 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP1309940B1 (fr) | Procede de connexion d'une puce a une antenne d'un dispositif d'identification par radio-frequence du type carte a puce sans contact | |
EP1163637B1 (fr) | Procede de fabrication pour dispositif electronique du type carte sans contact | |
EP0682365A1 (fr) | Interconnexion en trois dimensions de boîtiers de composants électroniques utilisant des circuits imprimés | |
EP1932104A1 (fr) | Module électronique à double interface de communication, notamment pour carte à puce | |
KR100763572B1 (ko) | 칩 모듈용 칩 캐리어 및 칩 모듈 제조방법 | |
FR2756955A1 (fr) | Procede de realisation d'un circuit electronique pour une carte a memoire sans contact | |
EP0772232A1 (fr) | Procédé de fabrication d'un ensemble de modules électroniques pour cartes à mémoire électronique | |
CN101419920B (zh) | 用于制造半导体元器件的方法以及因之的结构 | |
FR2910669A1 (fr) | Module de carte a puce et son procede de production. | |
KR20090031209A (ko) | 스마트 카드용 테이프 기판, 반도체 모듈 및 그 제조 방법,및 스마트 카드 | |
EP1724712A1 (fr) | Micromodule, notamment pour carte à puce | |
WO2000075985A1 (fr) | Procede de fabrication de dispositif portable a circuit integre avec chemins de conduction electrique | |
EP0925553B1 (fr) | Procede de fabrication d'un ensemble de modules electroniques pour cartes a memoire sans contact | |
EP1190377A1 (fr) | Procede de fabrication de dispositif electronique portable a circuit integre comportant un dielectrique bas cout | |
FR2795234A1 (fr) | Procede de fabrication de tout ou partie d'un dispositif electronique par jet de matiere | |
FR2810768A1 (fr) | Procede de fabrication de cartes a puce hybrides et cartes a puce obtenues par ledit procede | |
EP1084481A1 (fr) | Procede de fabrication d'un dispositif electronique portable comportant au moins une puce de circuit integre | |
FR2795202A1 (fr) | Carte et procede de fabrication de cartes ayant une interface de communication a contact et sans contact | |
EP1190379B1 (fr) | Procede de fabrication de cartes a puce a contact avec dielectrique bas cout | |
FR3006549A1 (fr) | Procede de realisation d'un circuit electrique et circuit electrique realise par ce procede | |
WO2000031686A1 (fr) | Procede de fabrication de carte a puce a contact affleurant utilisant une etape de gravure au laser et carte a puce obtenue par le procede | |
JP4614302B2 (ja) | ハイブリット型icカードおよびその製造方法 | |
FR2796759A1 (fr) | Minicarte a circuit integre et procede pour son obtention | |
WO2001009828A1 (fr) | Procede de fabrication d'une carte a puce a contact | |
US20020062971A1 (en) | Ultra-thin-film package |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AK | Designated states |
Kind code of ref document: A1 Designated state(s): AE AG AL AM AT AU AZ BA BB BG BR BY CA CH CN CR CU CZ DE DK DM DZ EE ES FI GB GD GE GH GM HR HU ID IL IN IS JP KE KG KP KR KZ LC LK LR LS LT LU LV MA MD MG MK MN MW MX NO NZ PL PT RO RU SD SE SG SI SK SL TJ TM TR TT TZ UA UG US UZ VN YU ZA ZW |
|
AL | Designated countries for regional patents |
Kind code of ref document: A1 Designated state(s): GH GM KE LS MW SD SL SZ TZ UG ZW AM AZ BY KG KZ MD RU TJ TM AT BE CH CY DE DK ES FI FR GB GR IE IT LU MC NL PT SE BF BJ CF CG CI CM GA GN GW ML MR NE SN TD TG |
|
121 | Ep: the epo has been informed by wipo that ep was designated in this application | ||
DFPE | Request for preliminary examination filed prior to expiration of 19th month from priority date (pct application filed before 20040101) | ||
REG | Reference to national code |
Ref country code: DE Ref legal event code: 8642 |
|
122 | Ep: pct application non-entry in european phase | ||
NENP | Non-entry into the national phase |
Ref country code: JP |