USRE42316E1 - Systems and methods for self-test of a radar altimeter - Google Patents

Systems and methods for self-test of a radar altimeter Download PDF

Info

Publication number
USRE42316E1
USRE42316E1 US12/615,014 US61501409A USRE42316E US RE42316 E1 USRE42316 E1 US RE42316E1 US 61501409 A US61501409 A US 61501409A US RE42316 E USRE42316 E US RE42316E
Authority
US
United States
Prior art keywords
radar altimeter
clock
dds
signal
generated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US12/615,014
Inventor
David C. Vacanti
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Honeywell International Inc
Original Assignee
Honeywell International Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell International Inc filed Critical Honeywell International Inc
Priority to US12/615,014 priority Critical patent/USRE42316E1/en
Assigned to HONEYWELL INTERNATIONAL INC. reassignment HONEYWELL INTERNATIONAL INC. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: VACANTI, DAVID C.
Application granted granted Critical
Publication of USRE42316E1 publication Critical patent/USRE42316E1/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
    • G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
    • G01S7/40—Means for monitoring or calibrating
    • G01S7/4004—Means for monitoring or calibrating of parts of a radar system
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S13/00—Systems using the reflection or reradiation of radio waves, e.g. radar systems; Analogous systems using reflection or reradiation of waves whose nature or wavelength is irrelevant or unspecified
    • G01S13/02—Systems using reflection of radio waves, e.g. primary radar systems; Analogous systems
    • G01S13/06—Systems determining position data of a target
    • G01S13/08—Systems for measuring distance only
    • G01S13/32—Systems for measuring distance only using transmission of continuous waves, whether amplitude-, frequency-, or phase-modulated, or unmodulated
    • G01S13/34—Systems for measuring distance only using transmission of continuous waves, whether amplitude-, frequency-, or phase-modulated, or unmodulated using transmission of continuous, frequency-modulated waves while heterodyning the received signal, or a signal derived therefrom, with a locally-generated signal related to the contemporaneously transmitted signal
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S7/00—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
    • G01S7/02—Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S13/00
    • G01S7/35—Details of non-pulse systems
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01S—RADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S13/00—Systems using the reflection or reradiation of radio waves, e.g. radar systems; Analogous systems using reflection or reradiation of waves whose nature or wavelength is irrelevant or unspecified
    • G01S13/88—Radar or analogous systems specially adapted for specific applications
    • G01S13/882—Radar or analogous systems specially adapted for specific applications for altimeters

Definitions

  • the present invention provides systems and methods for testing a signal generated by a Direct Digital Synthesizer (DDS) in a radar altimeter.
  • DDS Direct Digital Synthesizer
  • a voltage signal derived by comparing a fixed reference frequency to a ramped frequency signal generated by the DDS based on a clock-based reference signal is generated.
  • the generated voltage signal is integrated over a predefined number of clock signals.
  • the integration is sampled at a previously defined clock tick.
  • the sample is compared to a desired value and an indication that the radar altimeter is malfunctioning is provided if the comparison exceeds a predefined threshold value.
  • the radar altimeter system is deactivated if an indication that the radar altimeter is malfunctioning has been provided.
  • FIG. 1 is a block diagram of an example radar altimeter formed in accordance with the present invention
  • FIG. 2 is a flow diagram of an example process performed by the system shown in FIG. 1 .
  • FIG. 3 illustrates components of the system shown in FIG.
  • FIGS. 4A-D illustrate timing diagrams of signals produced by some of the components shown in FIG. 3 ;
  • FIG. 5 illustrates exemplary details of one of the components shown in FIG. 3 .
  • FIG. 6 illustrates components of the system shown in FIG. 1 ;
  • FIG. 7 is a flow diagram of an example process performed by the system shown in FIG. 1.
  • FIG. 1 illustrates an example radar altimeter 20 for performing self-tests of the component of a transmission signal.
  • the radar altimeter 20 includes a transmitter 24 coupled to a Programmable Logic Device (PLD) 26 and a receiver 25 , both coupled to an antenna 28 via circulator 30 .
  • the transmitter 24 or the PLD 26 performs self-testing during normal transmit and receive mode of operation of the radar altimeter 20 .
  • the radar altimeter 20 will go off-line if it is determined that during self-testing certain components of the transmission signal are out of limits.
  • PLD Programmable Logic Device
  • FIG. 2 illustrates a flow diagram of an example process 50 performed by components of the transmitter 24 and/or the PLD 26 .
  • the process 50 begins at decision block 52 .
  • the process 50 determines if the radar altimeter 20 is in the normal mode of operation.
  • the radar altimeter 20 is in the normal mode of operation when the aircraft is airborne and within a certain altitude above the ground. If the radar altimeter 20 is determined not to be in the normal mode of operation, the process 50 returns to decision block 52 until the radar altimeter 20 is determined to be in the normal mode of operation, at which time the process 50 continues to a block 54 .
  • an integration of a phase/frequency output voltage curve between a turnaround point and a clock tick that is predefined to be associated with a test frequency value is performed.
  • the process 50 compares the detected integration value to a reference voltage value.
  • the process 50 determines if the difference as determined at block 58 is greater than a threshold value. If the difference is not greater than the threshold value, the process 50 returns to the decision block 52 . If the difference was determined to be greater than the threshold value, then the process 50 takes the radar altimeter 20 off-line at a block 62 .
  • FIG. 3 illustrates an embodiment of the transmitter 24 from FIG. 1 .
  • the transmitter 24 includes a Direct Digital Synthesizer (DDS) 100 , a power divider 102 , a mixer 104 , a digital phase lock loop 106 , a clock 108 , a frequency divider 112 , a phase/frequency detector 114 , an integrator 118 , a Band Pass Filter (BPF) 110 , a comparator 120 , and a sample and holding device 124 .
  • DDS 100 generates a signal, such as signal 180 shown in FIG. 4A , and sends it to the mixer 104 .
  • the DDS 100 receives a clock signal from the clock 108 .
  • the clock 108 also sends the clock signal to the mixer 104 and the frequency divider 112 .
  • the power divider 102 splits the signal sent from the DDS 100 and sends the split signal to the mixer 104 and the phase/frequency detector 114 .
  • the phase/frequency detector 114 also receives a signal from the frequency divider 112 that is a reduced frequency version of the clock signal.
  • the mixer 104 forms a reference frequency by summing the frequency of the clock signal and the frequency of the DDS 100 and sends it to the digital phase lock loop 106 .
  • the digital phase lock loop 106 generates a radar signal by multiplying the mixer output reference frequency by an integer number and sends it through the BPF 110 for transmission via the antenna 28 .
  • the output of the phase/frequency detector 114 is integrated by the integrator 118 .
  • the output of the integrator 118 is compared at the comparator 120 to a reference voltage Vref.
  • the output of the comparator 120 is sent to the sample and holding device 124 that retains the sampled comparator output until it is requested by the PLD 26 . This permits the PLD 26 to operate asynchronously from the transmitter 24 .
  • the comparator 120 determines if the product of the integrator 118 as compared to the Vref is outside of a threshold value as was performed at the decision block 60 from FIG. 2 .
  • the DDS 100 and the integrator 118 are controlled by the PLD 26 .
  • FIGS. 4A-D illustrate examples of signals that are generated by the components shown in FIG. 3 .
  • FIG. 4A illustrates a signal 180 that is generated by the DDS 100 and sent to the phase frequency detector 114 by the power divider 102 .
  • FIG. 4B illustrates a signal 184 that shows output voltage values as generated by the phase frequency detector 114 when the output of the frequency divider 112 is used as a reference frequency.
  • FIG. 4C illustrates a curve 186 that is the output of the integrator 118 .
  • the curve 186 is the integration of the signal 184 as shown in FIG. 4 B.
  • FIG. 4D illustrates a pulse signal 190 that is the clock pulse signal generated by the clock 108 .
  • FIG. 5 illustrates an embodiment of the integrator 118 .
  • the integrator 118 includes a resistor 200 , a charge switch 204 , a capacitor 206 , and a dump switch 210 .
  • the signal 184 generated by the detector 114 is received at the resistor 200 .
  • the charge switch 204 is closed and the dump switch 210 is open, the resistor and capacitor together form a integration circuit with a time constant that is determined by the product of the resistance in ohms and the capacitance in farads.
  • the resistor effectively slows the rate at which the capacitor is charged or discharged by the polarity of the signal arriving at the input to resistor 200 .
  • the charge switch 204 and the dump switch 210 are both controlled by the PLD 26 .
  • the capacitor 206 and the dump switch 210 are coupled between the output of the charge switch 204 and a ground reference.
  • the charge switch 204 is closed and the dump switch 210 is in the open position. This causes the capacitor 206 to charge up based on the received signal from the detector 114 .
  • the charge switch 204 is put in the open position and the dump switch 210 remains in the open position.
  • the N-clock ticks point 194 is the clock tick at which it was previously determined to be the point in time at which the DDS curve 180 hits 96 MHz.
  • the output of the comparator 120 is sampled by the sample and hold circuit 124 and retained for use by the PLD 26 .
  • the dump switch 210 is closed and the capacitor voltage is discharged to zero for 1-2 clock ticks. Then the dump switch 210 is opened and the charge switch 204 is closed and the resistor 200 and the capacitor 206 resume behaving as an integrator for the second half of the DDS frequency sweep. At point 196 , the charge switch 204 is opened and the dump switch 210 is retained in the open position.
  • the sample and hold circuit 124 samples the output of the comparator 120 and retains the result for the PLD 26 .
  • FIG. 6 illustrates an embodiment of the transmitter 24 from FIG. 1 .
  • the transmitter 24 includes a Direct Digital Synthesizer (DDS) 600 , a clock 608 , a first component 614 configured to generate a voltage signal derived by comparing a fixed reference frequency to a ramped frequency signal generated by the DDS 600 based on a clock-based reference signal, a second component that is an integrator 618 configured to integrate the generated voltage signal over a predefined range of clock signals, a third component that 624 configured to sample the integration at a previously defined clock tick; a forth component that is a comparator 620 configured to compare the sample to a desired value, and a fifth component 626 configured to provide an indication that the radar altimeter is malfunctioning if the comparison exceeds a predefined threshold value.
  • DDS Direct Digital Synthesizer
  • FIG. 7 illustrates a flow diagram of an example process 700 .
  • the process begins at 702 with generating a voltage signal derived by comparing a fixed reference frequency to a ramped frequency signal generated by the DDS based on a clock-based reference signal.
  • the process proceeds to 704 with integrating the generated voltage signal over a predefined range of clock signals.
  • the process proceeds to 706 with sampling the integration at a previously defined clock tick and to 708 with comparing the sample to a desired value.
  • the process proceeds to 710 with providing an indication that the radar altimeter is malfunctioning if the comparison exceeds a predefined threshold value.

Landscapes

  • Engineering & Computer Science (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Remote Sensing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Radar Systems Or Details Thereof (AREA)

Abstract

Systems and methods for testing a signal generated by a Direct Digital Synthesizer (DDS) in a radar altimeter. In an embodiment of the method, a voltage signal derived by comparing a fixed reference frequency to a ramped frequency signal generated by the DDS based on a clock-based reference signal is generated. The generated voltage signal is integrated over a predefined range of clock signals. The integration is sampled at a previously defined clock tick. The sample is compared to a desired value and an indication that the radar altimeter is malfunctioning is provided if the comparison exceeds a predefined threshold value. The radar altimeter system is deactivated if an indication that the radar altimeter is malfunctioning has been provided.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is related to co-pending U.S. patent application Ser. No. 11/306,185. The contents of which are hereby incorporated by reference.
BACKGROUND OF THE INVENTION
Frequency Modulated/Continuous Wave (FM/CW) Radar Altimeters need ways in which to verify proper operation. In current radar altimeters, self-testing is performed in a system that uses a Bulk Acoustic Wave (BAW) device that is relatively expensive. These systems fail to accurately detect improper system operation.
Therefore, there exists a need to replace expensive BAW devices and to implement a self-test that more effectively identifies when the radar altimeter is performing outside of acceptable limits.
BRIEF SUMMARY OF THE INVENTION
The present invention provides systems and methods for testing a signal generated by a Direct Digital Synthesizer (DDS) in a radar altimeter. In an embodiment of the method, a voltage signal derived by comparing a fixed reference frequency to a ramped frequency signal generated by the DDS based on a clock-based reference signal is generated. The generated voltage signal is integrated over a predefined number of clock signals. The integration is sampled at a previously defined clock tick. The sample is compared to a desired value and an indication that the radar altimeter is malfunctioning is provided if the comparison exceeds a predefined threshold value.
The radar altimeter system is deactivated if an indication that the radar altimeter is malfunctioning has been provided.
BRIEF DESCRIPTION OF THE SEVERAL VIEWS OF THE DRAWING
The preferred and alternative embodiments of the present invention are described in detail below with reference to the following drawings.
FIG. 1 is a block diagram of an example radar altimeter formed in accordance with the present invention;
FIG. 2 is a flow diagram of an example process performed by the system shown in FIG. 1.
FIG. 3 illustrates components of the system shown in FIG.
1;
FIGS. 4A-D illustrate timing diagrams of signals produced by some of the components shown in FIG. 3; and
FIG. 5 illustrates exemplary details of one of the components shown in FIG. 3.
FIG. 6 illustrates components of the system shown in FIG. 1; and
FIG. 7 is a flow diagram of an example process performed by the system shown in FIG. 1.
DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 illustrates an example radar altimeter 20 for performing self-tests of the component of a transmission signal. The radar altimeter 20 includes a transmitter 24 coupled to a Programmable Logic Device (PLD) 26 and a receiver 25, both coupled to an antenna 28 via circulator 30. The transmitter 24 or the PLD 26 performs self-testing during normal transmit and receive mode of operation of the radar altimeter 20. The radar altimeter 20 will go off-line if it is determined that during self-testing certain components of the transmission signal are out of limits.
FIG. 2 illustrates a flow diagram of an example process 50 performed by components of the transmitter 24 and/or the PLD 26. The process 50 begins at decision block 52. At the decision block 52, the process 50 determines if the radar altimeter 20 is in the normal mode of operation. The radar altimeter 20 is in the normal mode of operation when the aircraft is airborne and within a certain altitude above the ground. If the radar altimeter 20 is determined not to be in the normal mode of operation, the process 50 returns to decision block 52 until the radar altimeter 20 is determined to be in the normal mode of operation, at which time the process 50 continues to a block 54. At the block 54, an integration of a phase/frequency output voltage curve between a turnaround point and a clock tick that is predefined to be associated with a test frequency value is performed. Next, at a block 58, the process 50 compares the detected integration value to a reference voltage value. At a decision block 60, the process 50 determines if the difference as determined at block 58 is greater than a threshold value. If the difference is not greater than the threshold value, the process 50 returns to the decision block 52. If the difference was determined to be greater than the threshold value, then the process 50 takes the radar altimeter 20 off-line at a block 62.
FIG. 3 illustrates an embodiment of the transmitter 24 from FIG. 1. In this embodiment, the transmitter 24 includes a Direct Digital Synthesizer (DDS) 100, a power divider 102, a mixer 104, a digital phase lock loop 106, a clock 108, a frequency divider 112, a phase/frequency detector 114, an integrator 118, a Band Pass Filter (BPF) 110, a comparator 120, and a sample and holding device 124. During the normal mode of operation, the DDS 100 generates a signal, such as signal 180 shown in FIG. 4A, and sends it to the mixer 104. The DDS 100 receives a clock signal from the clock 108. The clock 108 also sends the clock signal to the mixer 104 and the frequency divider 112. The power divider 102 splits the signal sent from the DDS 100 and sends the split signal to the mixer 104 and the phase/frequency detector 114. The phase/frequency detector 114 also receives a signal from the frequency divider 112 that is a reduced frequency version of the clock signal. The mixer 104, forms a reference frequency by summing the frequency of the clock signal and the frequency of the DDS 100 and sends it to the digital phase lock loop 106. The digital phase lock loop 106 generates a radar signal by multiplying the mixer output reference frequency by an integer number and sends it through the BPF 110 for transmission via the antenna 28.
The output of the phase/frequency detector 114 is integrated by the integrator 118. The output of the integrator 118 is compared at the comparator 120 to a reference voltage Vref. The output of the comparator 120 is sent to the sample and holding device 124 that retains the sampled comparator output until it is requested by the PLD 26. This permits the PLD 26 to operate asynchronously from the transmitter 24. The comparator 120 determines if the product of the integrator 118 as compared to the Vref is outside of a threshold value as was performed at the decision block 60 from FIG. 2. The DDS 100 and the integrator 118 are controlled by the PLD 26.
FIGS. 4A-D illustrate examples of signals that are generated by the components shown in FIG. 3. FIG. 4A illustrates a signal 180 that is generated by the DDS 100 and sent to the phase frequency detector 114 by the power divider 102. FIG. 4B illustrates a signal 184 that shows output voltage values as generated by the phase frequency detector 114 when the output of the frequency divider 112 is used as a reference frequency.
FIG. 4C illustrates a curve 186 that is the output of the integrator 118. The curve 186 is the integration of the signal 184 as shown in FIG. 4B. FIG. 4D illustrates a pulse signal 190 that is the clock pulse signal generated by the clock 108.
Referring now to FIG. 5 with reference back to FIGS. 4A-D and FIG. 3. FIG. 5 illustrates an embodiment of the integrator 118. In this embodiment, the integrator 118 includes a resistor 200, a charge switch 204, a capacitor 206, and a dump switch 210. The signal 184 generated by the detector 114 is received at the resistor 200. When the charge switch 204 is closed and the dump switch 210 is open, the resistor and capacitor together form a integration circuit with a time constant that is determined by the product of the resistance in ohms and the capacitance in farads. The resistor effectively slows the rate at which the capacitor is charged or discharged by the polarity of the signal arriving at the input to resistor 200. The charge switch 204 and the dump switch 210 are both controlled by the PLD 26. The capacitor 206 and the dump switch 210 are coupled between the output of the charge switch 204 and a ground reference.
Referring back to FIG. 4C, at a point 192 (the initialization point), the charge switch 204 is closed and the dump switch 210 is in the open position. This causes the capacitor 206 to charge up based on the received signal from the detector 114. At N-clock ticks, point 194, the charge switch 204 is put in the open position and the dump switch 210 remains in the open position. The N-clock ticks point 194 is the clock tick at which it was previously determined to be the point in time at which the DDS curve 180 hits 96 MHz. At this point the output of the comparator 120 is sampled by the sample and hold circuit 124 and retained for use by the PLD 26. One clock tick after the sample circuit 124 has sampled the comparator 120 output, the dump switch 210 is closed and the capacitor voltage is discharged to zero for 1-2 clock ticks. Then the dump switch 210 is opened and the charge switch 204 is closed and the resistor 200 and the capacitor 206 resume behaving as an integrator for the second half of the DDS frequency sweep. At point 196, the charge switch 204 is opened and the dump switch 210 is retained in the open position. The sample and hold circuit 124 samples the output of the comparator 120 and retains the result for the PLD 26. One clock tick later the dump switch 210 is closed and the capacitor 206 is discharged, thus performing a reset function.
FIG. 6 illustrates an embodiment of the transmitter 24 from FIG. 1. In this embodiment, the transmitter 24 includes a Direct Digital Synthesizer (DDS) 600, a clock 608, a first component 614 configured to generate a voltage signal derived by comparing a fixed reference frequency to a ramped frequency signal generated by the DDS 600 based on a clock-based reference signal, a second component that is an integrator 618 configured to integrate the generated voltage signal over a predefined range of clock signals, a third component that 624 configured to sample the integration at a previously defined clock tick; a forth component that is a comparator 620 configured to compare the sample to a desired value, and a fifth component 626 configured to provide an indication that the radar altimeter is malfunctioning if the comparison exceeds a predefined threshold value.
FIG. 7 illustrates a flow diagram of an example process 700. The process begins at 702 with generating a voltage signal derived by comparing a fixed reference frequency to a ramped frequency signal generated by the DDS based on a clock-based reference signal. The process proceeds to 704 with integrating the generated voltage signal over a predefined range of clock signals. The process proceeds to 706 with sampling the integration at a previously defined clock tick and to 708 with comparing the sample to a desired value. The process proceeds to 710 with providing an indication that the radar altimeter is malfunctioning if the comparison exceeds a predefined threshold value.
While the preferred embodiment of the invention has been illustrated and described, as noted above, many changes can be made without departing from the spirit and scope of the invention. Accordingly, the scope of the invention is not limited by the disclosure of the preferred embodiment. Instead, the invention should be determined entirely by reference to the claims that follow.

Claims (17)

1. A radar altimeter system including a transmitter having a Direct Digital Synthesizer (DDS) and a Digital Phase Lock Loop, the system comprising:
a first component configured to generate a voltage signal derived by comparing a fixed reference frequency to a ramped frequency signal generated by the DDS based on a clock-based reference signal;
a second component configured to integrate the generated voltage signal over a predefined range of clock signals;
a third component configured to sample the integration at a previously defined clock tick;
a fourth component configured to compare the sample to a desired value; and
a fifth component configured to provide an indication that the radar altimeter is malfunctioning if the comparison exceeds a predefined threshold value.
2. The system of claim 1, further comprising a device configured to deactivate the radar altimeter system if an indication that the radar altimeter is malfunctioning has been provided.
3. The system of claim 1, wherein the second component includes a device configured to perform a reset function.
4. A method for testing a signal generated by a Direct Digital Synthesizer (DDS) in a radar altimeter, the method comprising:
generating a voltage signal derived by comparing a fixed reference frequency to a ramped frequency signal generated by the DDS based on a clock-based reference signal;
integrating the generated voltage signal over a predefined range of clock signals;
sampling the integration at a previously defined clock tick;
comparing the sample to a desired value; and
providing an indication that the radar altimeter is malfunctioning if the comparison exceeds a predefined threshold value.
5. The method of claim 4, further comprising deactivating the radar altimeter system if an indication that the radar altimeter is malfunctioning has been provided.
6. The method of claim 4, further comprising performing a reset function.
7. A method for testing a signal generated by a Direct Digital Synthesizer (DDS) in a radar altimeter, the method comprising:
activating the radar altimeter in a normal mode of operation;
integrating a generated voltage signal between a turnaround point and a clock tick;
comparing a detected integration value to a reference voltage value; and
deactivating the radar altimeter system if the comparison is outside a predefined threshold value.
8. The method of claim 7, wherein activating further comprises generating a voltage signal.
9. The method of claim 8, wherein generating further comprises generating the voltage signal derived by comparing a fixed reference frequency to a ramped frequency signal generated by the DDS based on a clock based reference signal.
10. The method of claim 7, wherein comparing further comprises sampling the integration at a previously defined clock tick.
11. The method of claim 7, further comprising performing a reset function.
12. A radar altimeter system including a transmitter having a Direct Digital Synthesizer, (DDS) and a Digital Phase Lock Loop, the system comprising:
a first component configured to generate a voltage signal derived by comparing a fixed reference frequency signal to a ramped frequency signal generated by the DDS based on a clock-based reference signal;
a second component configured to integrate the generated voltage signal over a predefined range of clock ticks;
a third component configured to generate an output signal representing a comparison of the integration to a desired value;
a fourth component configured to sample the comparison at a previously defined clock tick; and
a fifth component configured to provide an indication that the radar altimeter is malfunctioning if the comparison exceeds a predefined threshold value.
13. The system of claim 12, further comprising a device configured to deactivate the radar altimeter system if an indication that the radar altimeter is malfunctioning has been provided.
14. The system of claim 12, wherein the second component includes a device configured to perform a reset function.
15. A method for testing a signal generated by a Direct Digital Synthesizer, (DDS) in a radar altimeter, the method comprising:
generating a voltage signal derived by comparing a fixed reference frequency signal to a ramped frequency signal generated by the DDS based on a clock-based reference signal;
integrating the generated voltage signal over a predefined range of clock signals;
generating an output signal representing a comparison of the integration at a previously defined clock tick to a desired value; and
providing an indication that the radar altimeter is malfunctioning if the comparison exceeds a predefined threshold value.
16. The method of claim 15, further comprising deactivating the altimeter if an indication that the radar altimeter is malfunctioning been provided.
17. The method of claim 15, further comprising performing a reset function.
US12/615,014 2005-12-19 2009-11-09 Systems and methods for self-test of a radar altimeter Active 2026-07-04 USRE42316E1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
US12/615,014 USRE42316E1 (en) 2005-12-19 2009-11-09 Systems and methods for self-test of a radar altimeter

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/306,185 US7295151B2 (en) 2005-12-19 2005-12-19 Systems and methods for self-test of a radar altimeter
US12/615,014 USRE42316E1 (en) 2005-12-19 2009-11-09 Systems and methods for self-test of a radar altimeter

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US11/306,185 Reissue US7295151B2 (en) 2005-12-19 2005-12-19 Systems and methods for self-test of a radar altimeter

Publications (1)

Publication Number Publication Date
USRE42316E1 true USRE42316E1 (en) 2011-05-03

Family

ID=37890753

Family Applications (2)

Application Number Title Priority Date Filing Date
US11/306,185 Ceased US7295151B2 (en) 2005-12-19 2005-12-19 Systems and methods for self-test of a radar altimeter
US12/615,014 Active 2026-07-04 USRE42316E1 (en) 2005-12-19 2009-11-09 Systems and methods for self-test of a radar altimeter

Family Applications Before (1)

Application Number Title Priority Date Filing Date
US11/306,185 Ceased US7295151B2 (en) 2005-12-19 2005-12-19 Systems and methods for self-test of a radar altimeter

Country Status (2)

Country Link
US (2) US7295151B2 (en)
EP (1) EP1798568B1 (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130082869A1 (en) * 2011-09-29 2013-04-04 Herbert Jaeger Radar circuit, radar system and method for testing
US9660605B2 (en) 2014-06-12 2017-05-23 Honeywell International Inc. Variable delay line using variable capacitors in a maximally flat time delay filter
US10018716B2 (en) 2014-06-26 2018-07-10 Honeywell International Inc. Systems and methods for calibration and optimization of frequency modulated continuous wave radar altimeters using adjustable self-interference cancellation
US10613198B2 (en) 2017-04-24 2020-04-07 Honeywell International Inc. System and method for testing integrated radar systems

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7295151B2 (en) * 2005-12-19 2007-11-13 Honeywell International Inc. Systems and methods for self-test of a radar altimeter
JP2009290641A (en) * 2008-05-30 2009-12-10 Fujitsu Ltd Dds circuit and electronic device
DE102009032811A1 (en) * 2009-07-10 2011-02-17 KROHNE Meßtechnik GmbH & Co. KG Frequency synthesizer for a level gauge and level gauge
DE102010044134B4 (en) * 2010-11-18 2015-10-01 Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. Radar transmitter signal generator and method for radar transmitter signal generation
US8259002B2 (en) 2010-12-10 2012-09-04 Honeywell International Inc. Radar altimeter antenna performance monitoring via reflected power measurements
US9075144B1 (en) * 2012-10-25 2015-07-07 Garmin International, Inc. Digital radar altimeter
RU2552837C1 (en) * 2013-12-02 2015-06-10 Открытое Акционерное Общество "Уральское проектно-конструкторское бюро "Деталь" Pulse-doppler radio altimeter
RU2605442C1 (en) * 2015-09-22 2016-12-20 Открытое Акционерное Общество "Уральское проектно-конструкторское бюро "Деталь" Radar altimeter system adapted to smooth water surface
RU2601441C1 (en) * 2015-09-22 2016-11-10 Открытое Акционерное Общество "Уральское проектно-конструкторское бюро "Деталь" Antenna device of radar altimeter system with high accuracy of measuring transverse velocity component
US10830873B2 (en) 2017-01-06 2020-11-10 Honeywell International Inc. Synthesizer for radar sensing
RU2672098C1 (en) * 2017-11-01 2018-11-12 Акционерное общество "Уральское проектно-конструкторское бюро "Деталь" Radar altimeter system adapted to smooth water surface
EP3671257A1 (en) 2018-12-20 2020-06-24 Sick Ag Secure radar device and method for securely detecting an object
KR102325365B1 (en) 2021-05-04 2021-11-10 국방과학연구소 Compact integrated apparatus of interferometric radar altimeter and radar altimeter capable of performing individual missions by altitude and operating method thereof

Citations (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503433A (en) * 1980-12-12 1985-03-05 U.S. Philips Corporation Range measurement by means of frequency modulated continuous wave radar
US4806935A (en) 1987-09-17 1989-02-21 Fosket Timothy G Closed loop velocity/altitude sensor for FM-CW doppler radars
US5151661A (en) * 1991-08-26 1992-09-29 Westinghouse Electric Corp. Direct digital FM waveform generator for radar systems
US5160933A (en) 1990-08-28 1992-11-03 Honeywell Inc. Radar altimeter with self-calibration feature
US5673050A (en) * 1996-06-14 1997-09-30 Moussally; George Three-dimensional underground imaging radar system
US5821897A (en) * 1996-12-20 1998-10-13 Wiltron Company Simulator for testing a collision avoidance radar system
GB2372649A (en) 1992-06-05 2002-08-28 Thomson Csf A linearizing device for a frequency modulation ramp and its application to a radio altimeter
US20050156781A1 (en) * 2004-01-20 2005-07-21 Harris Corporation Self-calibrating wideband phase continuous synthesizer and associated methods
US20070081611A1 (en) * 2005-10-11 2007-04-12 Fudge Gerald L Swept bandpass filter frequency modulated continuous wave (FMCW) receiver and related method
US20070139259A1 (en) * 2005-12-19 2007-06-21 Honeywell International Inc. Systems and methods for self-test of a radar altimeter
US20070192391A1 (en) * 2006-02-10 2007-08-16 Mcewan Thomas E Direct digital synthesis radar timing system

Patent Citations (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4503433A (en) * 1980-12-12 1985-03-05 U.S. Philips Corporation Range measurement by means of frequency modulated continuous wave radar
US4806935A (en) 1987-09-17 1989-02-21 Fosket Timothy G Closed loop velocity/altitude sensor for FM-CW doppler radars
US5160933A (en) 1990-08-28 1992-11-03 Honeywell Inc. Radar altimeter with self-calibration feature
US5151661A (en) * 1991-08-26 1992-09-29 Westinghouse Electric Corp. Direct digital FM waveform generator for radar systems
GB2372649A (en) 1992-06-05 2002-08-28 Thomson Csf A linearizing device for a frequency modulation ramp and its application to a radio altimeter
US5673050A (en) * 1996-06-14 1997-09-30 Moussally; George Three-dimensional underground imaging radar system
US5821897A (en) * 1996-12-20 1998-10-13 Wiltron Company Simulator for testing a collision avoidance radar system
US20050156781A1 (en) * 2004-01-20 2005-07-21 Harris Corporation Self-calibrating wideband phase continuous synthesizer and associated methods
US7023378B2 (en) * 2004-01-20 2006-04-04 Harris Corporation Self-calibrating wideband phase continuous synthesizer and associated methods
US20070081611A1 (en) * 2005-10-11 2007-04-12 Fudge Gerald L Swept bandpass filter frequency modulated continuous wave (FMCW) receiver and related method
US20070139259A1 (en) * 2005-12-19 2007-06-21 Honeywell International Inc. Systems and methods for self-test of a radar altimeter
US20070192391A1 (en) * 2006-02-10 2007-08-16 Mcewan Thomas E Direct digital synthesis radar timing system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
European Patent Office, "European Search Report", Jul. 14, 2008, Published in:EP.

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20130082869A1 (en) * 2011-09-29 2013-04-04 Herbert Jaeger Radar circuit, radar system and method for testing
US9019154B2 (en) * 2011-09-29 2015-04-28 Infineon Technologies Ag Radar circuit, radar system and method for testing
US20150234037A1 (en) * 2011-09-29 2015-08-20 Herbert Jaeger Radar circuit, radar system and method for testing
US10094913B2 (en) * 2011-09-29 2018-10-09 Infineon Technology Ag Radar circuit, radar system and method for testing
US9660605B2 (en) 2014-06-12 2017-05-23 Honeywell International Inc. Variable delay line using variable capacitors in a maximally flat time delay filter
US10018716B2 (en) 2014-06-26 2018-07-10 Honeywell International Inc. Systems and methods for calibration and optimization of frequency modulated continuous wave radar altimeters using adjustable self-interference cancellation
US10613198B2 (en) 2017-04-24 2020-04-07 Honeywell International Inc. System and method for testing integrated radar systems

Also Published As

Publication number Publication date
US20070139259A1 (en) 2007-06-21
EP1798568B1 (en) 2012-02-01
EP1798568A3 (en) 2008-08-13
US7295151B2 (en) 2007-11-13
EP1798568A2 (en) 2007-06-20

Similar Documents

Publication Publication Date Title
USRE42316E1 (en) Systems and methods for self-test of a radar altimeter
US6278397B1 (en) Quiet radar method and apparatus
US5023572A (en) Voltage-controlled oscillator with rapid tuning loop and method for tuning same
US5400034A (en) Digital phase lock detector
US7705773B2 (en) Self-calibrating a radar altimeter based on a simulated return signal
EP2495634B1 (en) A time base generator and method for providing a first clock signal and a second clock signal
CN107533131A (en) Interference Detection in frequency modulation continuous wave (FMCW) radar system
EP0946884B1 (en) A simulator for testing a collision avoidance radar system
US7064703B2 (en) Methods and apparatus for randomly modulating radar altimeters
EP1631836B1 (en) Methods and apparatus for simulating a doppler signal for self-testing an altimeter in stationary condition
Sun et al. Design of an ultrawideband ionosonde
Melzer et al. Phase noise estimation in FMCW radar transceivers using an artificial on-chip target
CN218897214U (en) Phase-locked loop, system, digital chip and radar sensor for quick locking
WO1983001120A1 (en) Doppler dropout compensating signal conditioning circuit
Sun et al. The hardware design of a new ionospheric sounding system
Kenney Design and Implementation of an All-COTS Digital Back-end for a Pulse-Doppler Synthetic Aperture Radar
Huettner et al. A low cost Ultra-Wide-Band Pulse Radar in a guided wave gauging application
EP0570876A1 (en) Arrangement for comparing two ok separated bursts of signal at two different frequencies
JP2001091644A (en) Pulse doppler radar device and clutter suppressing method for this radar device
RU2193783C2 (en) Radar responder
Paik et al. EXPERIMENTAL AND SIMULATION ANALYSIS OF BREAK-LOCK IN PHASE LOCKED LOOP SYNTHESIZER FOR FREQUENCY TRACKING APPLICATIONS
Cleaves et al. HFPN Implementation Study
GB892986A (en) Selective range detecting system
Wright et al. A Super-Fast, Carrier Quieted Telemetry System for Missile Impact Instrumentation
Shaw et al. IFM receiver test and evaluation

Legal Events

Date Code Title Description
AS Assignment

Owner name: HONEYWELL INTERNATIONAL INC., NEW JERSEY

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:VACANTI, DAVID C.;REEL/FRAME:025479/0023

Effective date: 20051219

REMI Maintenance fee reminder mailed
FPAY Fee payment

Year of fee payment: 4

SULP Surcharge for late payment
FPAY Fee payment

Year of fee payment: 8

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 12TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1553); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 12