USRE38780E1 - Current mode DC/DC converter with controlled output impedance - Google Patents
Current mode DC/DC converter with controlled output impedance Download PDFInfo
- Publication number
- USRE38780E1 USRE38780E1 US10/375,914 US37591403A USRE38780E US RE38780 E1 USRE38780 E1 US RE38780E1 US 37591403 A US37591403 A US 37591403A US RE38780 E USRE38780 E US RE38780E
- Authority
- US
- United States
- Prior art keywords
- signal
- output
- current
- voltage
- comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Images
Classifications
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M3/00—Conversion of dc power input into dc power output
- H02M3/02—Conversion of dc power input into dc power output without intermediate conversion into ac
- H02M3/04—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters
- H02M3/10—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
- H02M3/145—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
- H02M3/155—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
- H02M3/156—Conversion of dc power input into dc power output without intermediate conversion into ac by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only with automatic control of output voltage or current, e.g. switching regulators
-
- H—ELECTRICITY
- H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
- H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
- H02M1/00—Details of apparatus for conversion
- H02M1/0003—Details of control, feedback or regulation circuits
- H02M1/0016—Control circuits providing compensation of output voltage deviations using feedforward of disturbance parameters
- H02M1/0019—Control circuits providing compensation of output voltage deviations using feedforward of disturbance parameters the disturbance parameters being load current fluctuations
Definitions
- the present invention relates to DC/DC converters.
- the current drawn by a CPU generally undergoes frequent variation and rapid changes of substantial magnitude.
- the current a CPU draws from a power supply may change by as much as 10-75 Amps per microsecond.
- These frequently varying and rapidly changing demands for substantial amounts of current are referred to as a load transients.
- These extreme load transients cause a corresponding voltage transient on voltage output of the power supply, thereby making it very difficult for a power supply to comply with tight power supply regulation specification.
- Many power supplies incorporate very large capacitors to reduce the effect of these large and rapid load transients, and thereby lessen the resultant corresponding voltage transients on the output voltage of the power supply to an acceptable level.
- the use of large capacitors adds significantly to the cost, size and weight of the power supply.
- the duty cycle of the DC/DC converter is modulated by a negative-feedback voltage loop to maintain the desired output voltage.
- the feedback voltage loop has a DC voltage gain which determines the amount of “droop” in the output impedance of the power supply.
- the DC voltage gain of the feedback loop is, therefore, designed to be relatively low in order to achieve a relatively small amount of droop and thereby maintain a substantial degree of voltage regulation to comply with the tight tolerances placed upon the operating voltage supplied to the CPU.
- the low DC gain in the feedback loop results in any variations or offsets in the voltages within the DC/DC converter being reflected in a corresponding error in the output voltage of the converter.
- the only known solution to this problem is to design precise circuitry using components having tight tolerances in order to achieve low-offset voltages and/or precise internal voltages within the DC/DC converter. The inclusion of such precise circuitry adds substantially to the cost and complexity of the converter.
- the present invention provides a DC/DC converter having a controlled output impedance and which provides for a controlled droop in the output voltage in response to load transients.
- the invention comprises, in one form thereof, a DC/DC converter having an output voltage and sourcing an output current to a load.
- the DC/DC converter includes an error amplifier with a reference input and a summing input.
- the reference input is electrically connected to a reference voltage.
- the summing input is electrically connected to the output voltage and the output current.
- the summing input is configured for adding together the output voltage and the output current.
- the error amplifier issues an error signal and adjusts the error signal dependent at least in part upon the output voltage and the output current.
- a comparator receives the error signal.
- the comparator has a ramp input electrically connected to a voltage ramp signal. The comparator issues an output signal that is based at least in part upon said error input.
- a power switch has an on condition and an off condition, and supplies dc current to the load when in the on condition.
- the power switch has a control input electrically connected to the comparator output signal.
- the power switch is responsive to the control input to change between the on condition and the off condition to thereby adjust the output current of the DC/DC converter.
- An advantage of the present invention is that droop in the output voltage of the converter in response to a load transient is controlled and reduced.
- Another advantage of the present invention is that the need for a plurality of large capacitors to maintain regulation of the output voltage in a high-load transient environment is eliminated, and therefore the present invention is less expensive to manufacture, is of a lighter weight and smaller in size than conventional DC/DC converters.
- a further advantage of the present invention is that it is essentially immune to errors in internal reference and offset voltages.
- FIG. 1A includes a pair of graphs illustrating how conventional converters droop when a load is applied and then removed.
- FIG. 1B includes a pair of graphs that show how the present invention improves droop when a load is applied and then removed;
- FIG. 2 is a schematic of a conventional converter
- FIG. 3 is a schematic of one embodiment of a current mode DC/DC converter with controlled output impedance of the present invention.
- FIGS. 4A and 4B show examples of the summing circuit of FIG. 3 ;
- V TARGET1 The targeted no-load output voltage of the converter is V TARGET1 .
- V 1A The actual no-load output voltage of the converter is V 1A .
- V TARGET1 is intentionally set equal to V 1A .
- a load current transient occurs at time T 1A , which results in a contemporaneous and corresponding droop in the converter output voltage to a level below V TARGET1 .
- T 1A As the demand for load current reduces at time T 1A +1, a contemporaneous and corresponding spike in the converter output voltage to a level above V TARGET1 is observed.
- FIG. 1B the effect of the same load current transient as shown in FIG. 1A is illustrated on a converter having a targeted no-load output voltage of V TARGET2 .
- the actual no-load output voltage of the converter V 1B is intentionally set to be a predetermined amount greater than V TARGET2 .
- V TARGET2 By intentionally setting V 1B a predetermined amount greater than V TARGET2 , the load transient at time T 1B results in a smaller-magnitude droop in the converter output voltage. More particularly, the droop in output voltage in FIG. 1B is only one-half the magnitude of the droop in converter output voltage observed in FIG. 1 A.
- a designer can reduce by one-half the amount of droop in the output voltage of the converter by setting the actual no-load output voltage of the converter to be a predetermined amount greater than the targeted no-load output voltage.
- the amount of converter output capacitance can be dramatically reduced while maintaining a given amount of droop in the converter output voltage in response to the same given load transient by setting the actual no-load output voltage of the converter to be a predetermined amount greater than the targeted no-load voltage.
- a constant-frequency signal CLK sets SR-Latch 12 and turns on power switch 14 once per every cycle of the constant-frequency signal CLK.
- Power switch 14 remains on for a fraction of the cycle of the CLK signal (known as the “Duty Cycle”) as determined by the output of comparator 16 .
- diode 18 conducts current flowing through inductor 20 to load 22 .
- diode 18 is replaced by a second power switch (not shown), which is controlled in a complementary fashion to power switch 14 .
- Such a configuration is known as Synchronous Rectification.
- the duty cycle of DC/DC converter 10 is modulated by a negative-feedback voltage loop to maintain the desired output voltage V OUT across load 22 .
- output voltage regulation is achieved in an indirect fashion by controlling a sensed current.
- the current through power switch 14 is sensed, and therefore controlled, by current sensor 24 , and signal V 1SENSE , which is proportional to the current sensed by current sensor 24 , is issued.
- V 1SENSE which is proportional to the current sensed by current sensor 24
- output voltage V OUT is sensed and divided down by the voltage divider formed by R 1 and R 2 to produce the voltage V FB at node 26 .
- Error Amp 28 amplifies the difference between V FB and the voltage reference V REF at node 30 and produces the error voltage V ERROR at node 32 .
- error amp 28 adjusts the V ERROR voltage at node 30 as needed to achieve a power switch 14 duty cycle that forces V FB at node 26 to be equal to V REF .
- Subtraction circuit 35 subtracts V 1SENSE from V ERROR .
- V ERROR the current sensed by current sensor 24 is subtracted from V ERROR is the form of V 1SENSE .
- error amp 28 also adjusts V ERROR at node 32 in accordance with V 1SENSE to produce the needed duty cycle. This results in an effective control, or programming, of the current sensed by current sensor 24 .
- the V ERROR signal at node 32 can be proportional to the intra-cycle peaks of the sensed current (known as Peak Current Control) or the V ERROR signal may be proportional to the average value of the sensed current (known as Average Current Control).
- C COMP and R 1 To implement either Peak Current or Average Current Control, it is necessary to add frequency compensation to the voltage feedback loop to achieve stability. Frequency compensation is accomplished by C COMP and R 1 . C COMP and R 1 add a high frequency pole into the feedback loop that cancels a zero that is due to the Equivalent Series Resistance (ESR) of the output capacitor C L . Depending on the details of the circuit values, this compensating pole is sometimes not needed.
- the feedback resistor R FB is adjusted to control the DC gain of error amplifier 28 , and thereby provide the desired amount of droop in the output voltage V OUT of converter 10 .
- V ERROR at node 32 is proportional to V 1SENSE , which represents the current sensed by current sensor 24 and which is proportional to load current I OUT .
- V 1SENSE represents the current sensed by current sensor 24 and which is proportional to load current I OUT
- a reduction in DC gain will cause the output voltage V OUT to vary with the load current I OUT .
- the voltage V 1SENSE may vary by 2V as the load current I OUT varies from 0 to 10 Amps. If the ratio of R FB to R 1 , is equal to 10 (ten), the voltage V OUT will decrease by 0.1V as the load current is increased from 0 to 10 Amps (hence, “Droop”).
- the fundamental problem with the method of converter 10 in achieving and controlling droop resides in the low DC gain of the voltage feedback loop.
- the low gain is used to provide the drooping characteristic, but it also has an undesirable side-effect.
- any variations in the V RAMP signal or DC offsets in current sensor 24 or comparator 16 will be reflected in a corresponding error in the voltage V OUT .
- the average value of the voltage V RAMP has tolerance of ⁇ 200 mV, and the ratio of R FB to R 1 is equal to 20, an additional error term of ⁇ 10 mV on the voltage V OUT will result.
- the only known solution to this problem is to design precise circuitry in order to achieve low-offset voltages and/or a precise V RAMP voltage. The inclusion of such precise circuitry adds substantially to the cost and complexity of a DC/DC converter.
- DC/DC converter 10 includes SR latch 112 having a constant-frequency signal CLK which sets latch 112 which, in turn, turns on power switch 114 .
- Power switch 114 although shown schematically as a conventional switch, is a transistor-based switch having one or more power transistors configured to source current in response to an input signal, which is the output of latch 112 .
- Switch 114 remains in the on state for a fraction of the period of the CLK signal, which is known as the duty cycle, as determined by comparator 116 .
- the current flowing through load 122 is sensed by current sensor 124 , which issues signal V 1SENSE .
- the duty cycle of power switch 114 is modulated by a negative voltage feedback loop.
- Voltage V FB at node 126 is input to error amplifier 128 .
- Summing circuit 129 sums voltages V 1SENSE and V OUT . This summed voltage is then divided by a voltage divider formed by R1 and R2, thereby creating voltage V FB at node 126 .
- V 1SENSE is a component of V FB .
- Error amplifier 128 compares V FB with V REF , thereby creating V ERROR .
- Comparator 116 compares V ERROR with V RAMP . The output of comparator 116 periodically resets latch 112 to thereby determine the duty cycle of power switch 114 .
- Error amplifier 128 includes, in its negative voltage feedback path R COMP , and C COMP , which provide for the frequency compensation of V FB .
- the gain of error amplifier 128 is determined by the ratio of R COMP to R 1 .
- DC/DC converter 100 The most functional feature of DC/DC converter 100 is that current sensor 124 is electrically connected to the output voltage feedback loop. More particularly, V 1SENSE is divided by the voltage divider formed by R 1 and R 2 , and this divided portion forms part of V FB . However, it is to be understood that the current through inductor 120 or the current through diode 118 can be sensed and similarly connected to the output voltage feedback loop, rather than the current through power switch 114 . V 1SENSE is connected to the voltage feedback loop without first being frequency compensated by error amplifier 128 , as in conventional DC/DC converter 10 of FIG. 2 .
- the principle advantage of not performing frequency compensation upon signal V 1SENSE prior to the connection thereof with the output voltage feedback signal is that the gain of error amp 128 is thereby permitted to be arbitrarily high at DC (note the absence of RF), thus providing DC/DC converter 100 excellent output voltage accuracy that is essentially immune to variations in the V RAMP voltage and offset voltages, etc.
- DC/DC converter 100 creates the desired drooping output voltage characteristic
- V 1SENSE 0
- V OUT of converter 100 the output voltage V OUT of converter 100 , under this no-load condition, is given by Vref (R 1 +R 2 )/R 2 .
- R 1 and R 2 are intentionally chosen so that the so-load output voltage of converter 100 is a predetermined amount greater than the desired target voltage.
- V OUT [V REF (R 1 +R 2 )/R 2 ] ⁇ V 1SENSE,MAX .
- the high DC gain and averaging characteristic of the frequency compensation provide excellent response to the average value of the sensed current. Because of the current-mode control, the two poles associated with the LC filter formed by inductor 120 and load capacitor 121 are split, with one pole moving to a relatively high frequency and the other pole moving to a relatively low frequency. The zero is placed before the crossover of the frequency compensation loop, which effectively cancels the effect of the low-frequency pole associated with the LC filter formed by inductor 120 and load capacitor 121 .
- the high frequency gain of error amp 128 is determined by the ratio R COMP /R 1 . This ratio is adjusted to provide suitable high frequency current gain (and the associated pole-spliting of the LC filter poles).
- the high-frequency pole associated with the LC filter formed by inductor 120 and load capacitor 121 is used to compensate for the zero associated with the ESR of load capacitor 121 . In this manner, a response that is essentially a single-pole response having excellent phase margin is achieved.
- FIGS. 4A and 4B two practical circuits are illustrate for the summing of V OUT and V 1SENSE .
- error amplifier 128 is configured as a summing amplifier to sum voltages V OUT and V 1SENSE .
- R 3 has been added between current sensor 124 and node 126 . Note that, in the configuration of FIG. 4A , it is necessary to divide the voltage V REF by a factor of two is obtain the correct output voltage V ERROR .
- the sensed current signal is summed into the V FB node 126 as a current. This is a particularly useful approach, because it allows the voltage V REF to be used directly, rather than being divided by two, and also allows the magnitude of the droop to be easily adjusted by varying the value of R 1 .
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Dc-Dc Converters (AREA)
Abstract
Description
Claims (28)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/375,914 USRE38780E1 (en) | 1999-09-01 | 2003-02-26 | Current mode DC/DC converter with controlled output impedance |
US13/250,464 USRE44910E1 (en) | 1999-09-01 | 2011-09-30 | Current mode DC/DC converter with controlled output impedance |
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15197199P | 1999-09-01 | 1999-09-01 | |
US09/591,360 US6181120B1 (en) | 1999-09-01 | 2000-06-09 | Current mode dc/dc converter with controlled output impedance |
US10/045,169 USRE38906E1 (en) | 1999-09-01 | 2002-01-11 | Current mode DC/DC converter with controlled output impedance |
US10/375,914 USRE38780E1 (en) | 1999-09-01 | 2003-02-26 | Current mode DC/DC converter with controlled output impedance |
Related Parent Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US09/591,360 Reissue US6181120B1 (en) | 1999-09-01 | 2000-06-09 | Current mode dc/dc converter with controlled output impedance |
US10/045,169 Continuation USRE38906E1 (en) | 1999-09-01 | 2002-01-11 | Current mode DC/DC converter with controlled output impedance |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/294,700 Continuation USRE42897E1 (en) | 1999-09-01 | 2005-12-05 | Current mode DC/DC converter with controlled output impedance |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE38780E1 true USRE38780E1 (en) | 2005-08-23 |
Family
ID=34841604
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US10/375,914 Expired - Lifetime USRE38780E1 (en) | 1999-09-01 | 2003-02-26 | Current mode DC/DC converter with controlled output impedance |
Country Status (1)
Country | Link |
---|---|
US (1) | USRE38780E1 (en) |
Cited By (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6992469B1 (en) * | 2004-12-08 | 2006-01-31 | Kiawe Forest, Llc | Digital voltage regulator for DC/DC converters |
US20060125455A1 (en) * | 2004-12-15 | 2006-06-15 | Kee-Cheo Tiew | Burst-mode switching voltage regulator with ESR compensation |
WO2006062790A3 (en) * | 2004-12-08 | 2006-10-05 | Kiawe Forest Llc | Adaptive digital voltage regulator |
US7211992B2 (en) * | 2004-12-08 | 2007-05-01 | Kiawe Forest Llc | Adaptive digital voltage regulator with Bresenham sequence generator |
US20070145957A1 (en) * | 2005-12-27 | 2007-06-28 | Linear Technology Corporation | Switched converter with variable peak current and variable off-time control |
US20070273414A1 (en) * | 2006-05-24 | 2007-11-29 | Sang-Hwa Jung | Mixed type frequency compensating circuit and control circuit |
US20090146620A1 (en) * | 2007-12-11 | 2009-06-11 | Primarion, Inc. | Methods and apparatus for current sensing |
US20090190376A1 (en) * | 2006-01-12 | 2009-07-30 | Nissan Motor Co., Ltd. | Voltage detection device and voltage detection method |
US20100102789A1 (en) * | 2008-10-27 | 2010-04-29 | Wildcharge, Inc. | Switch-mode power supply method and apparatus using switch-node feedback |
US8159205B1 (en) * | 2010-12-03 | 2012-04-17 | Maxim Integrated Products, Inc. | Inductor current measurement for DC to DC converters |
USRE44910E1 (en) | 1999-09-01 | 2014-05-27 | Intersil Americas Inc. | Current mode DC/DC converter with controlled output impedance |
US8829879B2 (en) | 2010-12-03 | 2014-09-09 | Maxim Integrated Products, Inc. | Inductor current measurement for DC to DC converters |
US20150155784A1 (en) * | 2013-12-03 | 2015-06-04 | Chengdu Monolithic Power Systems Co., Ltd. | Switch mode power supply with transient control and control method thereof |
US20190348904A1 (en) * | 2017-10-18 | 2019-11-14 | Elbit Systems Of America Llc | Dc power supply with reduced input current ripple |
US11509210B1 (en) * | 2021-06-14 | 2022-11-22 | Texas Instruments Incorporated | Frequency synchronization for a voltage converter |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4536700A (en) | 1984-03-28 | 1985-08-20 | United Technologies Corporation | Boost feedforward pulse width modulation regulator |
US5192906A (en) | 1989-03-08 | 1993-03-09 | Ant Nachrichtentechnik Gmbh | Switching regulator with current limiting shutdown |
US5477132A (en) | 1992-01-10 | 1995-12-19 | Space Systems/Loral, Inc. | Multi-sectioned power converter having current-sharing controller |
US5513089A (en) | 1993-06-18 | 1996-04-30 | Hiyoshi Electric Works Co., Ltd. | Switching power source control circuit for controlling a variable output to be a target value by thinning-out switching pulses |
US5514947A (en) | 1995-01-31 | 1996-05-07 | National Semiconductor Corporation | Phase lead compensation circuit for an integrated switching regulator |
US5734259A (en) | 1995-09-29 | 1998-03-31 | Cherry Semiconductor Corporation | Balanced delta current method for current control in a hysteretic power supply |
US5838147A (en) | 1994-11-28 | 1998-11-17 | Sharp Kabushiki Kaisha | IC wherein a chopper-type buck regulator PNP switch supplies base current to the load |
US5877611A (en) | 1996-10-09 | 1999-03-02 | Lucent Technologies Inc. | Simple and efficient switching regulator for fast transient loads such as microprocessors |
US5949229A (en) | 1996-08-28 | 1999-09-07 | Samsung Electronics, Co., Ltd. | Power factor correction circuit having an error signal multiplied by a current signal |
US6058030A (en) | 1997-11-20 | 2000-05-02 | Intersil Corporation | Multiple output DC-to-DC converter having enhanced noise margin and related methods |
US6064187A (en) | 1999-02-12 | 2000-05-16 | Analog Devices, Inc. | Voltage regulator compensation circuit and method |
-
2003
- 2003-02-26 US US10/375,914 patent/USRE38780E1/en not_active Expired - Lifetime
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4536700A (en) | 1984-03-28 | 1985-08-20 | United Technologies Corporation | Boost feedforward pulse width modulation regulator |
US5192906A (en) | 1989-03-08 | 1993-03-09 | Ant Nachrichtentechnik Gmbh | Switching regulator with current limiting shutdown |
US5477132A (en) | 1992-01-10 | 1995-12-19 | Space Systems/Loral, Inc. | Multi-sectioned power converter having current-sharing controller |
US5513089A (en) | 1993-06-18 | 1996-04-30 | Hiyoshi Electric Works Co., Ltd. | Switching power source control circuit for controlling a variable output to be a target value by thinning-out switching pulses |
US5838147A (en) | 1994-11-28 | 1998-11-17 | Sharp Kabushiki Kaisha | IC wherein a chopper-type buck regulator PNP switch supplies base current to the load |
US5514947A (en) | 1995-01-31 | 1996-05-07 | National Semiconductor Corporation | Phase lead compensation circuit for an integrated switching regulator |
US5734259A (en) | 1995-09-29 | 1998-03-31 | Cherry Semiconductor Corporation | Balanced delta current method for current control in a hysteretic power supply |
US5949229A (en) | 1996-08-28 | 1999-09-07 | Samsung Electronics, Co., Ltd. | Power factor correction circuit having an error signal multiplied by a current signal |
US5877611A (en) | 1996-10-09 | 1999-03-02 | Lucent Technologies Inc. | Simple and efficient switching regulator for fast transient loads such as microprocessors |
US6058030A (en) | 1997-11-20 | 2000-05-02 | Intersil Corporation | Multiple output DC-to-DC converter having enhanced noise margin and related methods |
US6064187A (en) | 1999-02-12 | 2000-05-16 | Analog Devices, Inc. | Voltage regulator compensation circuit and method |
Non-Patent Citations (2)
Title |
---|
"A Pentium Pro Voltage Regulator Module (VRM) Using the HIP6003 PWM Controller", Intersil Corporation AN9664, pp. 1-7, Dec. 1996. |
"An Embedded Pentium Pro Power Supply Using the HIP6002 (HIP6002EVAL1)", Intersil Corporation AN9668, pp. 5-11, Dec. 1996. |
Cited By (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE44910E1 (en) | 1999-09-01 | 2014-05-27 | Intersil Americas Inc. | Current mode DC/DC converter with controlled output impedance |
US6992469B1 (en) * | 2004-12-08 | 2006-01-31 | Kiawe Forest, Llc | Digital voltage regulator for DC/DC converters |
US7098641B2 (en) * | 2004-12-08 | 2006-08-29 | Kiawe Forest, Llc | Adaptive digital voltage regulator |
US7109695B2 (en) * | 2004-12-08 | 2006-09-19 | Kiawe Forest Llc. | Adaptive digital voltage regulator with same-cycle feedback |
WO2006062790A3 (en) * | 2004-12-08 | 2006-10-05 | Kiawe Forest Llc | Adaptive digital voltage regulator |
US20060119336A1 (en) * | 2004-12-08 | 2006-06-08 | Kiawe Forest, Llc | Adaptive digital voltage regulator |
US20060119339A1 (en) * | 2004-12-08 | 2006-06-08 | Kiawe Forest, Llc. | Adaptive digital voltage regulator wtih same-cycle feedback |
US7211992B2 (en) * | 2004-12-08 | 2007-05-01 | Kiawe Forest Llc | Adaptive digital voltage regulator with Bresenham sequence generator |
US7352161B2 (en) * | 2004-12-15 | 2008-04-01 | Texas Instruments Incorporated | Burst-mode switching voltage regulator with ESR compensation |
US20060125455A1 (en) * | 2004-12-15 | 2006-06-15 | Kee-Cheo Tiew | Burst-mode switching voltage regulator with ESR compensation |
US7528587B2 (en) * | 2005-12-27 | 2009-05-05 | Linear Technology Corporation | Switched converter with variable peak current and variable off-time control |
US20070145957A1 (en) * | 2005-12-27 | 2007-06-28 | Linear Technology Corporation | Switched converter with variable peak current and variable off-time control |
US7916504B2 (en) * | 2006-01-12 | 2011-03-29 | Nissan Motor Co., Ltd. | Voltage detection device and voltage detection method |
US20090190376A1 (en) * | 2006-01-12 | 2009-07-30 | Nissan Motor Co., Ltd. | Voltage detection device and voltage detection method |
US20070273414A1 (en) * | 2006-05-24 | 2007-11-29 | Sang-Hwa Jung | Mixed type frequency compensating circuit and control circuit |
US7777464B2 (en) * | 2006-05-24 | 2010-08-17 | Fairchild Korea Semiconductor, Ltd. | Mixed type frequency compensating circuit and control circuit |
US20090146620A1 (en) * | 2007-12-11 | 2009-06-11 | Primarion, Inc. | Methods and apparatus for current sensing |
US8143870B2 (en) * | 2007-12-11 | 2012-03-27 | Ng Timothy M | Methods and apparatus for current sensing |
US20100102789A1 (en) * | 2008-10-27 | 2010-04-29 | Wildcharge, Inc. | Switch-mode power supply method and apparatus using switch-node feedback |
US8159205B1 (en) * | 2010-12-03 | 2012-04-17 | Maxim Integrated Products, Inc. | Inductor current measurement for DC to DC converters |
US8829879B2 (en) | 2010-12-03 | 2014-09-09 | Maxim Integrated Products, Inc. | Inductor current measurement for DC to DC converters |
US20150155784A1 (en) * | 2013-12-03 | 2015-06-04 | Chengdu Monolithic Power Systems Co., Ltd. | Switch mode power supply with transient control and control method thereof |
US20190348904A1 (en) * | 2017-10-18 | 2019-11-14 | Elbit Systems Of America Llc | Dc power supply with reduced input current ripple |
US11509210B1 (en) * | 2021-06-14 | 2022-11-22 | Texas Instruments Incorporated | Frequency synchronization for a voltage converter |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
USRE42897E1 (en) | Current mode DC/DC converter with controlled output impedance | |
USRE38780E1 (en) | Current mode DC/DC converter with controlled output impedance | |
US5600234A (en) | Switch mode power converter and method | |
US8476882B2 (en) | Reference voltage based equivalent series resistance (ESR) emulation for constant on-time (COT) control of buck regulators | |
US9966832B1 (en) | Predictive ripple-cancelling signal into error amplifier of switch mode power supply | |
US9899921B1 (en) | Adaptive slope compensation for current mode switching power supply | |
US6147478A (en) | Hysteretic regulator and control method having switching frequency independent from output filter | |
US10063130B2 (en) | Multi-stage amplifier | |
US7362083B2 (en) | DC-DC converter with modulator circuit having a feed forward structure | |
US7764057B2 (en) | Constant-on-time switching power supply with virtual ripple feedback and related system and method | |
US7446518B2 (en) | Method and apparatus for enhancing voltage regulator transient response | |
US8890499B2 (en) | Buck DC-DC converter with improved accuracy | |
US8169201B2 (en) | Output compensator for a regulator | |
KR20070044755A (en) | Dc-dc converter, dc-dc converter control circuit, and dc-dc converter control method | |
US8922187B2 (en) | Buck DC-DC converter with improved accuracy and stability | |
US20140184177A1 (en) | Switching Regulators | |
US11482930B2 (en) | Systems and methods for providing intelligent constant on-time control | |
Sun et al. | A pseudo-constant frequency constant on-time buck converter with internal current ripple injection and output DC offset cancellation | |
US20100164453A1 (en) | Current mode dc-dc converter | |
US20230327552A1 (en) | Switching power supply, and control circuit and control method thereof | |
US20060091869A1 (en) | Method of and system for regulating a power supply | |
TWI406486B (en) | Systems and methods of primary-side sensing and regulation for flyback power converter with high stability | |
US11411556B2 (en) | Duty cycle control for switching power converters | |
US20230223851A1 (en) | Apparatus and method for controlling transient boost circuit of voltage regulator through feedback signals obtained by differential sensing applied to output capacitor | |
US20230421052A1 (en) | Ripple amplitude compensation circuit for ripple based control of dc-dc converter |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
CC | Certificate of correction | ||
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: INTERSIL CORPORATION, FLORIDA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HAWKES, CHARLES E.;WALTERS, MICHAEL M.;ISHAM, ROBERT H.;REEL/FRAME:023522/0271;SIGNING DATES FROM 20000526 TO 20000606 |
|
AS | Assignment |
Owner name: MORGAN STANLEY & CO. INCORPORATED,NEW YORK Free format text: SECURITY AGREEMENT;ASSIGNORS:INTERSIL CORPORATION;TECHWELL, INC.;INTERSIL COMMUNICATIONS, INC.;AND OTHERS;REEL/FRAME:024329/0831 Effective date: 20100427 |
|
AS | Assignment |
Owner name: INTERSIL COMMUNICATIONS, INC., CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:INTERSIL CORPORATION;REEL/FRAME:027793/0265 Effective date: 20010523 Owner name: INTERSIL AMERICAS INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERSIL COMMUNICATIONS, INC.;REEL/FRAME:027788/0454 Effective date: 20060801 |
|
AS | Assignment |
Owner name: INTERSIL AMERICAS LLC, CALIFORNIA Free format text: CHANGE OF NAME;ASSIGNOR:INTERSIL AMERICAS INC.;REEL/FRAME:033119/0484 Effective date: 20111223 |