US9966875B2 - Five-level topology units and inverter thereof - Google Patents

Five-level topology units and inverter thereof Download PDF

Info

Publication number
US9966875B2
US9966875B2 US14/690,761 US201514690761A US9966875B2 US 9966875 B2 US9966875 B2 US 9966875B2 US 201514690761 A US201514690761 A US 201514690761A US 9966875 B2 US9966875 B2 US 9966875B2
Authority
US
United States
Prior art keywords
terminal
bidirectional switch
diode
module
power supply
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active, expires
Application number
US14/690,761
Other languages
English (en)
Other versions
US20150333522A1 (en
Inventor
Hongliang Wang
Yanfei Liu
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Priority to US14/690,761 priority Critical patent/US9966875B2/en
Publication of US20150333522A1 publication Critical patent/US20150333522A1/en
Priority to CN201680003961.5A priority patent/CN107210684B/zh
Priority to PCT/CN2016/072700 priority patent/WO2016119736A1/zh
Application granted granted Critical
Publication of US9966875B2 publication Critical patent/US9966875B2/en
Active legal-status Critical Current
Adjusted expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/53—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/537—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only, e.g. single switched pulse inverters
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483—Converters with outputs that each can have more than two voltages levels
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/217—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/02—Conversion of ac power input into dc power output without possibility of reversal
    • H02M7/04—Conversion of ac power input into dc power output without possibility of reversal by static converters
    • H02M7/12—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/21—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal
    • H02M7/217—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only
    • H02M7/219—Conversion of ac power input into dc power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode using devices of a triode or transistor type requiring continuous application of a control signal using semiconductor devices only in a bridge configuration
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02M—APPARATUS FOR CONVERSION BETWEEN AC AND AC, BETWEEN AC AND DC, OR BETWEEN DC AND DC, AND FOR USE WITH MAINS OR SIMILAR POWER SUPPLY SYSTEMS; CONVERSION OF DC OR AC INPUT POWER INTO SURGE OUTPUT POWER; CONTROL OR REGULATION THEREOF
    • H02M7/00—Conversion of ac power input into dc power output; Conversion of dc power input into ac power output
    • H02M7/42—Conversion of dc power input into ac power output without possibility of reversal
    • H02M7/44—Conversion of dc power input into ac power output without possibility of reversal by static converters
    • H02M7/48—Conversion of dc power input into ac power output without possibility of reversal by static converters using discharge tubes with control electrode or semiconductor devices with control electrode
    • H02M7/483—Converters with outputs that each can have more than two voltages levels
    • H02M7/487—Neutral point clamped inverters
    • Y10T307/50—

Definitions

  • the invention relates to five-level topology units and inverter circuits, especially for the renewable energy system.
  • Photovoltaic industry has an extensive future as its resources are plentiful and widespread. It is an important issue to lower cost and improve efficiency for photovoltaic system.
  • Inverter is used to convert DC from photovoltaic arrays into AC in photovoltaic system.
  • the transformer is used in the former to keep human electrically safe. But because of its power loss and huge volume, it results in many problems, such as low efficiency and power density, and high cost. Therefore, the non-isolated inverter in photovoltaic system is popular.
  • the high frequency and common mode current in the loop circuit leads to electromagnetic interference, and at the same time, it is dangerous to devices and human. So the high frequency and common mode current becomes a critical issue to be solved for the non-isolated inverter system.
  • the first kind of inverter is symmetry in topology and it has double AC filtering inductors.
  • Full bridge inverter circuit is usually of this kind. No extra circuit in the full bridge is needed to boost input voltage in many cases since it is enough for half of that of the half-bridge. But it is difficult for the full bridge inverter to cancel substantially the high frequency leakage current because of the parasitic factors within the inverter system.
  • the improvements of conventional H4 full bridge circuit are made to reduce the high frequency leakage current so that it meets the industry standard. However, it costs much because the two AC filtering inductors' magnetic cores are not common for the symmetry mode.
  • the second kind of inverter is non-symmetry and it has single AC filtering inductor.
  • Half bridge and mid-point clamped inverter circuits are examples of this kind.
  • the terminal of utility grid is connected with the mid-point of DC input voltage.
  • the parasitic capacitor voltage is constant so that the leakage current is eliminated substantially.
  • full bridge inverter as used herein is intended to refer to the said first kind of inverter and the term “half bridge inverter” is intended to represent the said second kind.
  • each semiconductor switch is connected in reverse parallel with a diode.
  • the term “bidirectional switch” as used herein is intended to refer to a semiconductor switch connected in reverse parallel with a diode.
  • the five-level topology unit is used with a first DC power supply and a second DC power supply.
  • the negative terminal of the first DC power supply is connected in series with the positive terminal of the second DC power supply.
  • the five-level topology unit comprises: a floating capacitor that is charged by the first DC power supply or the second DC power supply; and a half-bridge inverter module that outputs five mutually different voltage levels including zero; wherein either the first DC power supply or the second DC power supply provides power for the half-bridge inverter module; or either the first DC power supply or the second DC power supply added algebraically to the floating capacitor provides power for the half-bridge inverter module.
  • a five-level topology unit comprising: a first DC power supply and a second DC power supply whose positive terminal is connected in series with the negative terminal of the first DC power supply; a floating capacitor that is charged by the first DC power supply or the second DC power supply; and a half-bridge inverter module that outputs five mutually different voltage levels including zero; wherein either the first DC power supply or the second DC power supply provides power for the half-bridge inverter module; or either the first DC power supply or the second DC power supply added algebraically to the floating capacitor provides power for the half-bridge inverter module.
  • the five-level topology unit further comprises a first switching circuit branch and a second switching circuit branch; wherein the first terminal of the first switching circuit branch is connected with the positive terminal of the first DC power supply; the second terminal of the first switching circuit branch is connected with the negative terminal of the floating capacitor; the first terminal of the second switching circuit branch is connected with the positive terminal of the floating capacitor; the second terminal of the second switching circuit branch is connected with the negative terminal of the second DC power supply.
  • the first switching circuit branch comprises a first bidirectional switch and the second switching circuit branch comprises a second bidirectional switch; wherein the first terminal of the first bidirectional switch is connected with the first terminal of the first switching circuit branch; the second terminal of the first bidirectional switch is connected with the second terminal of the first switching circuit branch; the first terminal of the second bidirectional switch is connected with the first terminal of the second switching circuit branch; the second terminal of the second bidirectional switch is connected with the second terminal of the second switching circuit branch.
  • the five-level topology unit further comprises a circuit module that charges the floating capacitor; wherein the circuit module comprises a first terminal, a second terminal, a third terminal, a first subordinate switching circuit branch and a second subordinate switching circuit branch; the first terminal is connected with the common terminal of the first DC power supply and the second DC power supply; the second terminal is connected with the positive terminal of the floating capacitor; the third terminal is connected with the negative terminal of the floating capacitor; two terminals of the first subordinate switching circuit branch are connected respectively with the first terminal and the second terminal of the circuit module; the second subordinate switching circuit branch is located between the first terminal and the third terminal of the circuit module.
  • the circuit module comprises a first terminal, a second terminal, a third terminal, a first subordinate switching circuit branch and a second subordinate switching circuit branch; the first terminal is connected with the common terminal of the first DC power supply and the second DC power supply; the second terminal is connected with the positive terminal of the floating capacitor; the third terminal is connected with the negative terminal of the floating capacitor; two terminals of the first subordinate
  • the circuit module further comprises a first inductor that connects the first terminal of the circuit module to the common terminal of the first subordinate switching circuit branch and the second subordinate switching circuit branch; and the half-bridge inverter module is connected with AC utility through a second inductor; wherein the first inductor shares a magnetic core with the second inductor.
  • the half-bridge inverter module comprises a first subordinate module and a second subordinate module; wherein the first subordinate module comprises a first input terminal, a second input terminal, a common output terminal to the second subordinate module, a first switching circuit sub-branch and a second switching circuit sub-branch; the second subordinate module comprises a third input terminal, a fourth input terminal, the common output terminal (that is also the output terminal of the half-bridge inverter module), a third switching circuit sub-branch and a fourth switching circuit sub-branch; the first input terminal is connected with the positive terminal of the first DC power supply; the second input terminal is connected with the positive terminal of the floating capacitor; the third input terminal is connected with the negative terminal of the floating capacitor; the fourth input terminal is connected with the negative terminal of the second DC power supply; there is the first switching circuit sub-branch between the first input terminal and the output terminal; there is the second switching circuit sub-branch between the second input terminal and the output terminal; there is the third switching circuit sub-branch between the
  • the said single phase five-level inverter comprises at least a controller and the said five-level topology unit.
  • the controller provides a control signal for each bidirectional switch in the five-level topology unit so that each one is driven by its own control signal.
  • one terminal of AC utility is connected with the common terminal of the first DC power supply and the second DC power supply while the other terminal of AC utility is connected with the half-bridge inverter module.
  • Also provided herein is a three-phase five-level Inverter.
  • the said three-phase five-level inverter comprises at least a controller and three of the said five-level topology units.
  • the said three five-level topology units share the said first DC power supply and second DC power supply. All the first input terminals of the first subordinate modules in the three five-level topology units are connected with the positive terminal of the first DC power supply; all the first terminals of the circuit modules in the three five-level topology units are connected with the common terminal of the first DC power supply and the second DC power supply; all the fourth input terminals of the second subordinate modules in the three five-level topology units are connected with the negative terminal of the second DC power supply; all the output terminals of the half-bridge inverter modules in the three five-level topology units are connected respectively with the three phase terminals of AC utility.
  • the controller provides a control signal for each bidirectional switch in the three five-level topology units so that it is driven by its own control signal.
  • all the circuit modules in the three five-level topology units of the three-phase five-level inverter share the first inductor.
  • the common terminal of the first DC power supply and the second DC power supply of the three-phase five-level inverter is connected with the neutral terminal of AC utility.
  • the invention are five-level topology units and inverter thereof without an extra boosting circuit wherein the cost is reduced by using only one AC filtering inductor and high efficiency is achieved for the absence of the extra boosting circuit and, furthermore, wherein the leakage current is eliminated substantially by using the half-bridge inverter module.
  • the five-level inverter including the said five-level topology unit without an extra circuit to raise input voltage i.e. Boost circuit
  • Boost circuit is able to output the same AC power as the said five-level full bridge inverter under the same working condition.
  • the time for both charging and discharging the floating capacitor is equal to the switching period of the semiconductor switch in the five-level topology units. It is usually fifty microseconds in practical situation. It is so short that the said floating capacitor with small capacity is able to meet the requirement.
  • the five-level topology units and inverter thereof provided in the invention can be used for, but not limited to, renewable energy power system, such as single-phase or three-phase grid-connected photovoltaic system.
  • FIG. 1 is a circuit diagram in partial block form of a five-level inverter according to an embodiment of the invention.
  • FIG. 2 is another circuit diagram in partial block form of a five-level inverter according to an embodiment of the invention.
  • FIG. 3 is the first schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 4 is the second schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 5 is the third schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 6 is the fourth schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 7 is the fifth schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 8 is the sixth schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 9 is the seventh schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 10 is the eighth schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 11 is the ninth schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 12 is the tenth schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 13 is the eleventh schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 14 is the twelfth schematic circuit diagram of the circuit module according to an embodiment of the invention.
  • FIG. 15 is the first schematic circuit diagram of the said first subordinate module according to an embodiment of the invention.
  • FIG. 16 is the second schematic circuit diagram of the said first subordinate module according to an embodiment of the invention.
  • FIG. 17 is the third schematic circuit diagram of the said first subordinate module according to an embodiment of the invention.
  • FIG. 18 is the first schematic circuit diagram of the said second subordinate module according to an embodiment of the invention.
  • FIG. 19 is the second schematic circuit diagram of the said second subordinate module according to an embodiment of the invention.
  • FIG. 20 is the third schematic circuit diagram of the said second subordinate module according to an embodiment of the invention.
  • FIG. 21 is the first schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 22 is the second schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 23 is the third schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 24 is the fourth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 25 is the fifth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 26 is the sixth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 27 is the seventh schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 28 is the eighth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 29 is the ninth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 30 is the tenth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 31 is the eleventh schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 32 is the twelfth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 33 is the thirteenth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 34 is the fourteenth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 35 is the fifteenth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 36 is the sixteenth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 37 is the seventeenth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 38 is the eighteenth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 39 is the nineteenth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 40 is the twentieth schematic circuit diagram of the half-bridge inverter module according to an embodiment of the invention.
  • FIG. 41 is the schematic circuit diagram of a single phase five-level inverter according to an embodiment of the invention.
  • FIG. 42 is the first working mode diagram of a single phase five-level inverter according to an embodiment of the invention.
  • FIG. 43 is the second working mode diagram of a single phase five-level inverter according to an embodiment of the invention.
  • FIG. 44 is the third working mode diagram of a single phase five-level inverter according to an embodiment of the invention.
  • FIG. 45 is the fourth working mode diagram of a single phase five-level inverter according to an embodiment of the invention.
  • FIG. 46 is the fifth working mode diagram of a single phase five-level inverter according to an embodiment of the invention.
  • FIG. 47 is the sixth working mode diagram of a single phase five-level inverter according to an embodiment of the invention.
  • FIG. 48 is the first modulation mode diagram of a five-level inverter according to an embodiment of the invention.
  • FIG. 49 is the second modulation mode diagram of a five-level inverter according to an embodiment of the invention.
  • FIG. 50 is the third modulation mode diagram of a five-level inverter according to an embodiment of the invention.
  • FIG. 51 is an equivalent block diagram of a single phase five-level inverter according to an embodiment of the invention.
  • FIG. 52 is the first equivalent block diagram of a three-phase five-level inverter according to an embodiment of the invention.
  • FIG. 53 is the second equivalent block diagram of a three-phase five-level inverter according to an embodiment of the invention.
  • FIG. 54 is the third equivalent block diagram of a three-phase five-level inverter according to an embodiment of the invention.
  • FIG. 55 is the fourth equivalent block diagram of a three-phase five-level inverter according to an embodiment of the invention.
  • the term “PV” as used herein is intended to refer to photovoltaic arrays (i.e. DC power supply), U PV is its DC output voltage, M 1 is the said circuit module in the five-level topology unit, M 2 is the said half-bridge inverter module, C 1 is a first capacitor (i.e. the first DC power supply), C 2 is a second capacitor (i.e. the second DC power supply) and C s is the floating capacitor.
  • the said first switching circuit branch comprises a bidirectional switch T 1 and the said second switching circuit branch comprises a bidirectional switch T 2 .
  • the PV is able to be replaced by the other DC power supply. That is to say, the DC power supply is not limited to PV in the invention.
  • diodes are used for the elements characterized by single directional conduction in the invention, but not limited to diodes.
  • the positive terminal of diode is referred to Anode and the negative terminal is Cathode.
  • the kind of switch MOSFET is used for the said semiconductor switch in the invention. Take the N-channel MOSFET for example.
  • the first terminal of N-channel MOSFET is referred to Drain, the second terminal is Source and the control terminal is Gate.
  • the control terminal of each semiconductor switch in the said five-level topology unit is provided with its own control signal. For the sake of brevity, it is not described repeatedly below.
  • each semiconductor switch in the invention is reversely parallel connected with a diode.
  • the term “bidirectional switch” as used herein is intended to refer to a semiconductor switch connected in reverse parallel with a diode.
  • the said semiconductor switch can also be implemented by the other kind of transistor, for example, the NPN type transistor.
  • the first terminal is referred to Collector terminal
  • the second terminal is Emitter
  • the control terminal is Base.
  • the semiconductor switch is not limited to MOSFET or the NPN type transistor. That is to say, the other triode with characteristics of alternative states (on and off) is able to be used as the said semiconductor switch in the invention.
  • the negative terminal of the said first capacitor C 1 is connected with the positive of the said second C 2 , and the positive of the said first capacitor C 1 is connected with the positive of the said PV.
  • the negative terminal of the said second capacitor C 2 is connected with the negative of the said PV.
  • the said circuit module M 1 at least comprises a first terminal X, a second terminal A, a third terminal B, a first subordinate switching circuit branch and a second subordinate switching circuit branch.
  • the two terminals of the first subordinate switching circuit branch are connected respectively with the said first terminal X and the said second terminal A.
  • the second subordinate switching circuit branch is located between the said first terminal X and the said third terminal B.
  • the said first terminal X is connected with the common terminal of the said first capacitor C 1 and the said second C 2 .
  • the said second terminal A is connected with the positive terminal of the said floating capacitor C s and the said third terminal B is connected with the negative terminal of the said floating capacitor C s .
  • the said half-bridge inverter module M 2 at least comprises a first input terminal I 1 , a second input terminal I 2 , a third input terminal I 3 , a fourth input terminal I 4 , an output terminal O and four switching circuit sub-branches. There is a switching circuit sub-branch between each of the said input terminals and the said output terminal O.
  • the said output terminal O is connected with the AC utility.
  • the said half-bridge inverter module M 2 is divided into two subordinate modules. They are the first subordinate module M 21 and the second subordinate module M 22 .
  • the first subordinate module M 21 comprises the first input terminal I 1 , the second input terminal I 2 , the output terminal O, the said first switching circuit sub-branch and the said second one.
  • the second subordinate module M 22 comprises the third input terminal I 3 , the fourth input terminal I 4 , the output terminal O, the said third switching circuit sub-branch and the said fourth one.
  • the first terminal of the said bidirectional switch T 1 is connected with both the said first input terminal I 1 of the said half-bridge inverter module M 2 and the positive terminal of the said first capacitor C 1 .
  • the second terminal of the said bidirectional switch T 1 is connected with the said third input terminal I 3 .
  • the first terminal of the said bidirectional switch T 2 is connected with the said second input terminal I 2 and its second terminal is connected with both the said fourth input terminal I 4 and the negative terminal of the said second capacitor C 2 .
  • the positive terminal of the said floating capacitor C s is connected with the said second input terminal I 2 of the said half-bridge inverter module M 2 , and its negative terminal is connected with the said third input terminal I 3 .
  • the said floating capacitor C s is mainly used to increase input voltage of inverter.
  • the said circuit module M 1 is mainly used to charge the said floating capacitor C s by alternative loop circuits.
  • the first loop circuit comprises the said first capacitor C 1 , the circuit branch formed by I 1 and I 2 , the said floating capacitor C s and the said second subordinate switching circuit branch in said circuit module M 1 .
  • the second loop circuit comprises the said second capacitor C 2 , the said first subordinate switching circuit branch, the said floating capacitor C s , and the circuit branch formed by I 3 and I 4 .
  • the floating capacitor C s is discharged when it acts as part of the DC power supply of inverter.
  • the sum time for both charging and discharging the floating capacitor C s is equal to the switching period of the semiconductor switch in the inverter. It is usually 50 microseconds in practical situation. It is so short that the floating capacitor C s voltage change caused by charging and discharging it can be completely neglected. So the said floating capacitor with small capacity is able to meet the requirement.
  • the period of the said capacitor C 1 or C 2 charged and discharged is the same with that of industrial power if the input power is drawn from utility. So there is in need of the said capacitor C 1 or C 2 with large capacity. In practical situation, the capacity of the said capacitor C 1 or C 2 is usually hundreds of times of that of the floating capacitor C s .
  • the said floating capacitor C s voltage equals the said first capacitor C 1 voltage or the said second capacitor C 2 voltage by controlling either of the on and off states of each semiconductor switch in the said five-level topology unit.
  • the capacity of the first capacitor C 1 is equal to that of the second C 2 according to the embodiment.
  • it is not limited to the relationships in value of the capacity of the first capacitor C 1 and that of the second C 2 . So both the said first capacitor C 1 voltage and the said second C 2 voltage are half of U PV .
  • the said floating capacitor C s voltage is also half of U PV .
  • either the first capacitor C 1 or the second C 2 provides power for the half-bridge inverter module M 2
  • either the first capacitor C 1 or the second C 2 added algebraically to the floating capacitor C s provides power for the half-bridge inverter module M 2
  • the input voltage of the half-bridge inverter module M 2 is U PV which is the same with that of the full bridge inverter under the same working condition.
  • the five-level inverter including the said five-level topology unit without an extra circuit to raise input voltage i.e. Boost circuit
  • Boost circuit the five-level inverter including the said five-level topology unit without an extra circuit to raise input voltage
  • the said five-level inverter achieves low cost, high efficiency and reliability.
  • the cost is reduced by using only one AC filtering inductor and the leakage current is eliminated substantially by using the half-bridge inverter module.
  • renewable energy power system such as single-phase or three-phase grid-connected photovoltaic system.
  • FIG. 3 shows the first schematic circuit diagram of the said circuit module M 1 according to an embodiment of the invention.
  • the said circuit module M 1 comprises a first bidirectional switch T 31 , a second bidirectional switch T 32 , a first diode D 31 and a second diode D 32 .
  • the positive terminal of the first diode D 31 is connected with the negative terminal of the second diode D 32 and the negative terminal of the first diode D 31 is connected with the first terminal of the first bidirectional switch T 31 .
  • the second terminal of the first bidirectional switch T 31 is connected with the said second terminal A of the said circuit module M 1 .
  • the positive terminal of the second diode D 32 is connected with the second terminal of the second bidirectional switch T 32 whose first terminal is connected with the said third terminal B.
  • the common terminal of the first diode D 31 and the second diode D 32 is connected with the said first terminal X.
  • the said first subordinate switching circuit branch in the said circuit module M 1 comprises the first diode D 31 and the first bidirectional switch T 31 .
  • the said second subordinate switching circuit branch comprises the second diode D 32 and the second bidirectional switch T 32 .
  • FIG. 4 is the second schematic circuit diagram of the said circuit module M 1 according to an embodiment of the invention. It can be seen that in FIG. 4 there is an extra first inductor L 1 between the said first terminal X and the common terminal of the first diode D 31 and the second diode D 32 based on the circuit in FIG. 3 .
  • the extra first inductor L 1 is used to prevent impact current in the said charging loop circuit from influencing the said floating capacitor C s .
  • the first inductor L 1 respectively in any one of the circuits in FIG. 6 , FIG. 8 and FIG. 10 acts as the same role. For the sake of brevity, it is not described repeatedly below.
  • the first inductor L 1 with small inductance is able to meet the requirement.
  • the second inductance L 2 is usually hundreds of times of the inductance L 1 .
  • the inductor L 1 is able to share a magnetic core with the second inductor L 2 .
  • FIG. 5 is the third schematic circuit diagram of the said circuit module M 1 according to an embodiment of the invention.
  • the said circuit module M 1 comprises a first bidirectional switch T 51 , a first diode D 51 , a second diode D 52 , a third diode D 53 , and a fourth diode D 54 .
  • the positive terminal of the first diode D 51 is connected with the said first terminal X and its negative terminal is connected with the first terminal of the first bidirectional switch T 51 .
  • the negative terminal of the third diode D 53 is connected with the negative of the first diode D 51 , and its positive terminal is connected with the said third terminal B.
  • the negative terminal of the second diode D 52 is connected with the positive terminal of the first diode D 51 , and its positive terminal is connected with the second terminal of the first bidirectional switch T 51 .
  • the negative terminal of the fourth diode D 54 is connected with the said second terminal A, and its positive terminal is connected with the positive terminal of the second diode D 52 .
  • the said first subordinate switching circuit branch in the said circuit module M 1 comprises the first diode D 51 , the fourth diode D 54 and the first bidirectional switch T 51 .
  • the said second subordinate switching circuit branch comprises the second diode D 52 , the third diode D 53 and the first bidirectional switch T 51 .
  • FIG. 7 is the fifth schematic circuit diagram of the said circuit module M 1 according to an embodiment of the invention.
  • the said circuit module M 1 comprises a first bidirectional switch T 71 , a second bidirectional switch T 72 , a third bidirectional switch T 73 and a fourth bidirectional switch T 74 .
  • the second terminal of the first bidirectional switch T 71 is connected with the first terminal of the second bidirectional switch T 72 , and its first terminal is connected with the first terminal of the third bidirectional switch T 73 whose second is connected with the said second terminal A.
  • the common terminal of the first bidirectional switch T 71 and the second bidirectional switch T 72 is connected with the said first terminal X.
  • the second terminal of the second bidirectional switch T 72 is connected with the second terminal of the fourth bidirectional switch T 74 whose first terminal is connected with the said third terminal B.
  • the said first subordinate switching circuit branch in the said circuit module M 1 comprises the first bidirectional switch T 71 and the third bidirectional switch T 73 .
  • the said second subordinate switching circuit branch comprises the second bidirectional switch T 72 and the fourth bidirectional switch T 74 .
  • FIG. 9 is the seventh schematic circuit diagram of the said circuit module M 1 according to an embodiment of the invention.
  • the said circuit module M 1 comprises a first bidirectional switch T 91 , a second bidirectional switch T 92 , a first diode D 91 ⁇ an eighth diode D 98 .
  • the positive terminal of the first diode D 91 is connected with the negative terminal of the second diode D 92 and the negative of the first diode D 91 is connected with the first terminal of the first bidirectional switch T 91 .
  • the positive terminal of the second diode D 92 is connected with the second terminal of the first bidirectional switch T 91 .
  • the common terminal of the first diode D 91 and the second diode D 92 is connected with the said first terminal X.
  • the positive terminal of the third diode D 93 is connected with the negative terminal of the fourth diode D 94 and the negative of the third diode D 93 is connected with the first terminal of the first bidirectional switch T 91 .
  • the positive terminal of the fourth diode D 94 is connected with the second terminal of the first bidirectional switch T 91 .
  • the common terminal of the third diode D 93 and the fourth diode D 94 is connected with the said second terminal A.
  • the positive terminal of the fifth diode D 95 is connected with the negative terminal of the sixth diode D 96 .
  • the negative terminal of the fifth diode D 95 is connected with the first terminal of the second bidirectional switch T 92 .
  • the positive terminal of the sixth diode D 96 is connected with the second terminal of the second bidirectional switch T 92 .
  • the common terminal of the fifth diode D 95 and the sixth diode D 96 is connected with the first terminal X.
  • the positive terminal of the seventh diode D 97 is connected with the negative terminal of the eighth diode D 98 .
  • the negative of the seventh diode D 97 is connected with the first terminal of the second bidirectional switch T 92 .
  • the positive terminal of the eighth diode D 98 is connected with the second terminal of the second bidirectional switch T 92 .
  • the common terminal of the seventh diode D 97 and the eighth diode D 98 is connected with the third terminal B.
  • the said first subordinate switching circuit branch in the said circuit module M 1 comprises the first bidirectional switch T 91 , the first diode D 91 and the fourth diode D 94 , or comprises the first bidirectional switch T 91 , the second diode D 92 and the third diode D 93 .
  • the said second subordinate switching circuit branch comprises the second bidirectional switch T 92 , the fifth diode D 95 and the eighth diode D 98 , or comprises the second bidirectional switch T 92 , the sixth diode D 96 and the seventh diode D 97 .
  • FIG. 11 is the ninth schematic circuit diagram of the said circuit module M 1 according to an embodiment of the invention.
  • the said circuit module M 1 comprises an extra third bidirectional switch T 113 and a fourth bidirectional switch T 114 based on the circuit in FIG. 4 .
  • the first terminal of the third bidirectional switch T 113 is connected with the negative terminal of the first diode D 31
  • the second terminal of the third bidirectional switch T 113 is connected with the first terminal of the fourth bidirectional switch T 114 whose second terminal is connected with the positive terminal of the second diode D 32 .
  • the common terminal of the third bidirectional switch T 113 and the fourth bidirectional switch T 114 is connected with the said first terminal X.
  • the said first subordinate switching circuit branch in the said circuit module M 1 comprises the first diode D 31 , the first bidirectional switch T 31 and the first inductor L 1 .
  • the said second subordinate switching circuit branch comprises the second bidirectional switch T 32 , the second diode D 32 and the first inductor L 1 .
  • the third bidirectional switch T 113 and the fourth bidirectional switch T 114 are used to provide a freewheeling branch for the current in the first inductor L 1 .
  • FIG. 12 is the tenth schematic circuit diagram of the said circuit module M 1 according to an embodiment of the invention.
  • the said circuit module M 1 comprises an extra fifth bidirectional switch T 125 and a sixth bidirectional switch T 126 based on the circuit in FIG. 8 .
  • the fifth bidirectional switch T 125 and the sixth bidirectional switch T 126 are used to provide a freewheeling branch for the current in the first inductor L 1 .
  • the first terminal of the fifth bidirectional switch T 125 is connected with that of the first bidirectional switch T 71 and the second terminal is connected with the said first terminal X.
  • the first terminal of the sixth bidirectional switch T 126 is connected with the said first terminal X and the second terminal is connected with that of the second bidirectional switch T 72 .
  • the said first subordinate switching circuit branch of the said circuit module M 1 comprises the first inductor L 1 , the first bidirectional switch T 71 and the third bidirectional switch T 73 .
  • the said second subordinate switching circuit branch comprises the first inductor L 1 , the second bidirectional switch T 72 and the fourth bidirectional switch T 74 .
  • FIG. 13 is the eleventh schematic circuit diagram of the said circuit module M 1 according to an embodiment of the invention.
  • the said circuit module M 1 comprises an extra third bidirectional switch T 133 and a fourth bidirectional switch T 134 in contrast with the circuit in FIG. 10 .
  • the third bidirectional switch T 133 and the fourth bidirectional switch T 134 are used to provide a freewheeling branch for the current in the first inductor L 1 .
  • the first terminal of the third bidirectional switch T 133 is connected with that of the first bidirectional switch T 91 and the second terminal is connected with the said first terminal X.
  • the first terminal of the fourth bidirectional switch T 134 is connected with the said first terminal X and the second terminal is connected with that of the second bidirectional switch T 92 .
  • the said first subordinate switching circuit branch of the said circuit module M 1 comprises the first inductor L 1 , the first bidirectional switch T 91 , the first diode D 91 and the fourth diode D 94 or comprises the first inductor L 1 , the first bidirectional switch T 91 , the second diode D 92 and the third diode D 93 .
  • the said second subordinate switching circuit branch comprises the first inductor L 1 , the second bidirectional switch T 92 , the fifth diode D 95 and the eighth diode D 98 or comprises the first inductor L 1 , the second bidirectional switch T 92 , the sixth diode D 96 and the seventh diode D 97 .
  • FIG. 14 is the twelfth schematic circuit diagram of the said circuit module M 1 according to an embodiment of the invention.
  • the said circuit module M 1 comprises an extra second bidirectional switch T 142 and a third bidirectional switch T 143 in contrast with the circuit in FIG. 6 .
  • the first terminal of the second bidirectional switch T 142 is connected with that of the first bidirectional switch T 51 and the second terminal is connected with the said first terminal X.
  • the first terminal of the third bidirectional switch T 143 is connected with the said first terminal X and the second terminal is connected with that of the first bidirectional switch T 51 .
  • the said first subordinate switching circuit branch in the said circuit module M 1 comprises the first inductor L 1 , the first diode D 51 , the fourth diode D 54 and the first bidirectional switch T 51 .
  • the said second subordinate switching circuit branch comprises the first inductor L 1 , the second diode D 52 , the third diode D 53 and the first bidirectional switch T 51 .
  • the second bidirectional switch T 142 and third bidirectional switch T 143 are used to provide a freewheeling branch for the current in the first inductor L 1 .
  • FIG. 15 is the first schematic circuit diagram of the said first subordinate module M 21 according to an embodiment of the invention.
  • the said first subordinate module M 21 comprises a first bidirectional switch T 151 , a second bidirectional switch T 152 and a first diode D 1 .
  • the positive terminal of the first diode D 1 is connected with the said first input terminal I 1 of the said half-bridge inverter module M 2 and the negative terminal is connected with the first terminal of the first bidirectional switch T 151 whose second terminal is connected with the first of the second bidirectional switch T 152 .
  • the common terminal of the first bidirectional switch T 151 and the second bidirectional switch T 152 is connected with the said second input terminal I 2 .
  • the second terminal of the second bidirectional switch T 152 is connected with the output terminal O.
  • FIG. 16 is the second schematic circuit diagram of the said first subordinate module M 21 according to an embodiment of the invention.
  • the said first subordinate module M 21 comprises a first bidirectional switch T 161 , a second bidirectional switch T 162 and a first diode D 1 .
  • the positive terminal of the first diode D 1 is connected with the said first input terminal I 1 and the negative terminal is connected with the first terminal of the first bidirectional switch T 161 whose second terminal is connected with the output terminal O.
  • the first terminal of the second bidirectional switch T 162 is connected with the said second input terminal I 2 and the second terminal is connected with the output terminal O.
  • FIG. 17 is the third schematic circuit diagram of the said first subordinate module M 21 according to an embodiment of the invention.
  • the said first subordinate module M 21 comprises a first bidirectional switch T 171 , a second bidirectional switch T 172 and a first diode D 1 .
  • the positive terminal of the first diode D 1 is connected with the said first input terminal I 1 and the negative terminal is connected with the first terminal of the second bidirectional switch T 172 whose second terminal is connected with the output terminal O.
  • the first terminal of the second bidirectional switch T 172 is connected with the second of the first bidirectional switch T 171 whose first terminal is connected with the said second input terminal I 2 .
  • FIG. 18 is the first schematic circuit diagram of the said second subordinate module M 22 according to an embodiment of the invention.
  • the said second subordinate module M 22 comprises a third bidirectional switch T 183 , a fourth bidirectional switch T 184 and a second diode D 2 .
  • the first terminal of the third bidirectional switch T 183 is connected with the output terminal O and the second terminal is connected with the said third input terminal I 3 .
  • the first terminal of the fourth bidirectional switch T 184 is connected with the second of the third bidirectional switch T 183 and the second terminal is connected with the positive terminal of the second diode D 2 .
  • the negative terminal of the second diode D 2 is connected with the said fourth input terminal I 4 .
  • FIG. 19 is the second schematic circuit diagram of the said second subordinate module M 22 according to an embodiment of the invention.
  • the said second subordinate module M 22 comprises a third bidirectional switch T 193 , a fourth bidirectional switch T 194 and a second diode D 2 .
  • the first terminal of the third bidirectional switch T 193 is connected with the output terminal O and the second terminal is connected with the said third input terminal I 3 .
  • the first terminal of the fourth bidirectional switch T 194 is connected with the output terminal O and the second terminal is connected with the positive terminal of the second diode D 2 .
  • the negative terminal of the second diode D 2 is connected with the said fourth input terminal I 4 .
  • FIG. 20 is the third schematic circuit diagram of the said second subordinate module M 22 according to an embodiment of the invention.
  • the said second subordinate module M 22 comprises a third bidirectional switch T 203 , a fourth bidirectional switch T 204 and a second diode D 2 .
  • the first terminal of the third bidirectional switch T 203 is connected with the output terminal O and the second terminal is connected with both the first terminal of the fourth bidirectional switch T 204 and the positive terminal of the second diode D 2 .
  • the second terminal of the fourth bidirectional switch T 204 is connected with the said third input terminal I 3 .
  • the negative terminal of the second diode D 2 is connected with the said fourth input terminal I 4 .
  • the said half-bridge inverter module M 2 includes any one of the said three kinds of the said first subordinate module M 21 , and any one of the said three kinds of the said second subordinate module M 22 .
  • FIG. 21 is the first schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It consists of the circuits in both FIG. 15 and FIG. 18 . It comprises the first diode D 1 , the second diode D 2 , the first bidirectional switch T 151 , the second bidirectional switch T 152 , the third bidirectional switch T 183 and the fourth bidirectional switch T 184 .
  • the first switching circuit sub-branch of the said half-bridge inverter module M 2 comprises the first diode D 1 , the first bidirectional switch T 151 and the second bidirectional switch T 152 .
  • the second switching circuit sub-branch comprises the second bidirectional switch T 152 .
  • the third switching circuit sub-branch comprises the third bidirectional switch T 183 .
  • the fourth switching circuit sub-branch comprises the second diode D 2 , the third bidirectional switch T 183 and the fourth bidirectional switch T 184 .
  • FIG. 22 is the second schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It can be seen that a ninth bidirectional switch T 9 and a tenth bidirectional switch T 10 are used to replace respectively the first diode D 1 and the second diode D 2 in the circuit in FIG. 21 to make sure the current flows in both directions.
  • the first terminal of the ninth bidirectional switch T 9 is connected with the first of the first bidirectional switch T 151 , and the second terminal of the ninth bidirectional switch T 9 is connected with the said first input terminal I 1 .
  • the first terminal of the tenth bidirectional switch T 10 is connected with the said fourth input terminal I 4 and the second terminal of the tenth bidirectional switch T 10 is connected with the second of the fourth bidirectional switch T 184 .
  • the ninth bidirectional switch T 9 and the tenth bidirectional switch T 10 in any one of the circuits respectively in FIG. 24 , FIG. 26 , FIG. 28 , FIG. 30 , FIG. 32 , FIG. 34 , FIG. 36 and FIG. 38 act as the same role. For the sake of brevity, it is not described repeatedly below.
  • FIG. 23 is the third schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It consists of the circuits in both FIG. 16 and FIG. 19 . It comprises the first diode D 1 , the second diode D 2 , the first bidirectional switch T 161 , the second bidirectional switch T 162 , the third bidirectional switch T 193 and the fourth bidirectional switch T 194 .
  • the first switching circuit sub-branch comprises the first diode D 1 and the first bidirectional switch T 161 .
  • the second switching circuit sub-branch comprises the second bidirectional switch T 162 .
  • the third switching circuit sub-branch comprises the third bidirectional switch T 193 .
  • the fourth switching circuit sub-branch comprises the second diode D 2 and the fourth bidirectional switch T 194 .
  • FIG. 25 is the fifth schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It consists of the circuits in both FIG. 17 and FIG. 20 . It comprises the first diode D 1 , the second diode D 2 , the first bidirectional switch T 171 , the second bidirectional switch T 172 , the third bidirectional switch T 203 and the fourth bidirectional switch T 204 .
  • the first switching circuit sub-branch comprises the first diode D 1 and the second bidirectional switch T 172 .
  • the second switching circuit sub-branch comprises the first bidirectional switch T 171 and the second bidirectional switch T 172 .
  • the third switching circuit sub-branch comprises the third bidirectional switch T 203 and the fourth bidirectional switch T 204 .
  • the fourth switching circuit sub-branch comprises the second diode D 2 and the third bidirectional switch T 203 .
  • FIG. 27 is the seventh schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It consists of the circuits in both FIG. 15 and FIG. 20 . It comprises the first diode D 1 , the second diode D 2 , the first bidirectional switch T 151 , the second bidirectional switch T 152 , the third bidirectional switch T 203 and the fourth bidirectional switch T 204 .
  • the first switching circuit sub-branch comprises the first diode D 1 , the first bidirectional switch T 151 and the second bidirectional switch T 152 .
  • the second switching circuit sub-branch comprises the second bidirectional switch T 152 .
  • the third switching circuit sub-branch comprises the third bidirectional switch T 203 and the fourth bidirectional switch T 204 .
  • the fourth switching circuit sub-branch comprises the second diode D 2 and the third bidirectional switch T 203 . It is easy to make a similar analysis to the circuits in figures at the back. For the sake of brevity, it is not described repeatedly below.
  • FIG. 29 is the ninth schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It consists of the circuits in both FIG. 15 and FIG. 19 . It comprises the first diode D 1 , the second diode D 2 , the first bidirectional switch T 151 , the second bidirectional switch T 152 , the third bidirectional switch T 193 and the fourth bidirectional switch T 194 .
  • FIG. 31 is the eleventh schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It consists of the circuits in both FIG. 16 and FIG. 20 . It comprises the first diode D 1 , the second diode D 2 , the first bidirectional switch T 161 , the second bidirectional switch T 162 , the third bidirectional switch T 203 and the fourth bidirectional switch T 2 .
  • FIG. 33 is the thirteenth schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It consists of the circuits in both FIG. 16 and FIG. 18 . It comprises the first diode D 1 , the second diode D 2 , the first bidirectional switch T 161 , the second bidirectional switch T 162 , the third bidirectional switch T 183 and the fourth bidirectional switch T 184 .
  • FIG. 35 is the fifteenth schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It consists of the circuits in both FIG. 17 and FIG. 18 . It comprises the first diode D 1 , the second diode D 2 , the first bidirectional switch T 171 , the second bidirectional switch T 172 , the third bidirectional switch T 183 and the fourth bidirectional switch T 184 .
  • FIG. 37 is the seventeenth schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It consists of the circuits in both FIG. 17 and FIG. 19 . It comprises the first diode D 1 , the second diode D 2 , the first bidirectional switch T 171 , the second bidirectional switch T 172 , the third bidirectional switch T 193 and the fourth bidirectional switch T 194 .
  • FIG. 39 is the nineteenth schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It comprises a first diode D 391 ⁇ an eighth diode D 398 and a first bidirectional switch T 391 ⁇ fourth bidirectional switch T 394 .
  • the positive terminal of the first diode D 391 is connected with the negative of the second diode D 392 .
  • the negative terminal of the first diode D 391 is connected with the first terminal of the first bidirectional switch T 391 .
  • the positive terminal of the second diode D 392 is connected with the second terminal of the first bidirectional switch T 391 .
  • the common terminal of the first diode D 391 and the second diode D 392 is connected with the said first input terminal I 1 .
  • the negative terminal of the third diode D 393 is connected with the first terminal of the first bidirectional switch T 391 and the positive terminal is connected with the negative of the fourth diode D 394 whose positive terminal is connected with the second terminal of the first bidirectional switch T 391 .
  • the common terminal of the third diode D 393 and fourth diode D 394 is connected with both the first terminal of the second bidirectional switch T 392 and the said second input terminal I 2 .
  • the second terminal of the second bidirectional switch T 392 is connected with both the first terminal of the third bidirectional switch T 393 and the output terminal O.
  • the negative terminal of the fifth diode D 395 is connected with the first terminal of the fourth bidirectional switch T 394 and the positive terminal is connected with the negative of the sixth diode D 396 whose positive terminal is connected with the second terminal of the fourth bidirectional switch T 394 .
  • the common terminal of the fifth diode D 395 and the sixth diode D 396 is connected with both the second terminal of third bidirectional switch T 393 and the said third input terminal I 3 .
  • the negative terminal of the seventh diode D 397 is connected with the first terminal of the fourth bidirectional switch T 394 and the positive terminal is connected with the negative of the eighth diode D 398 .
  • the positive terminal of the eighth diode D 398 is connected with the second terminal of the fourth bidirectional switch T 394 .
  • the common terminal of the seventh diode D 397 and the eighth diode D 398 is connected with the said fourth input terminal I 4 .
  • the first switching circuit sub-branch comprises the first diode D 391 , the first bidirectional switch T 391 , the fourth diode D 394 and the second bidirectional switch T 392 or comprises the second diode D 392 , the first bidirectional switch T 391 , the third diode D 393 and the second bidirectional switch T 392 .
  • the second switching circuit sub-branch comprises the second bidirectional switch T 392 .
  • the third switching circuit sub-branch comprises the third bidirectional switch T 393 .
  • the fourth switching circuit sub-branch comprises the seventh diode D 397 , the fourth bidirectional switch T 394 , the sixth diode D 396 and the third bidirectional switch T 393 or comprises the eighth diode D 398 , the fourth bidirectional switch T 394 , the fifth diode D 395 and the third bidirectional switch T 393 .
  • FIG. 40 is the twentieth schematic circuit diagram of the said half-bridge inverter module M 2 according to an embodiment of the invention. It comprises a first diode D 401 ⁇ an eighth diode D 408 and a first bidirectional switch T 401 ⁇ a fourth bidirectional switch T 404 .
  • the positive terminal of the first diode D 401 is connected with the negative of the second diode D 402 .
  • the negative terminal of the first diode D 401 is connected with the first terminal of the first bidirectional switch T 401 .
  • the positive terminal of the second diode D 402 is connected with the second terminal of the first bidirectional switch T 401 .
  • the common terminal of the first diode D 401 and the second diode D 402 is connected with the said first input terminal I 1 .
  • the negative terminal of the third diode D 403 is connected with the first terminal of the first bidirectional switch T 401 and the positive terminal is connected with the negative of the fourth diode D 404 whose positive terminal is connected with the second terminal of the first bidirectional switch T 401 .
  • the common terminal of the third diode D 403 and the fourth diode D 404 is connected with the output terminal O.
  • the negative terminal of the fifth diode D 405 is connected with the first terminal of the fourth bidirectional switch T 404 and the positive terminal is connected with the negative of the sixth diode D 406 whose positive terminal is connected with the second terminal of the fourth bidirectional switch T 404 .
  • the common terminal of the fifth diode D 405 and the sixth diode D 406 is connected with the output terminal O.
  • the negative terminal of the seventh diode D 407 is connected with the first terminal of the fourth bidirectional switch T 404 and the positive terminal is connected with the negative of the eighth diode D 408 .
  • the positive terminal of the eighth diode D 408 is connected with the second terminal of the fourth bidirectional switch T 404 .
  • the common terminal of the seventh diode D 407 and the eighth diode D 408 is connected with the said fourth input terminal I 4 .
  • the first terminal of the second bidirectional switch T 402 is connected with the said second input terminal I 2 .
  • the second terminal of the second bidirectional switch T 402 is connected with both the first terminal of the third bidirectional switch T 403 and the output terminal O.
  • the second terminal of the third bidirectional switch T 403 is connected with the said third input terminal I 3 .
  • the first switching circuit sub-branch comprises the first diode D 401 , the first bidirectional switch T 401 and the fourth diode D 404 , or comprises the second diode D 402 , the first bidirectional switch T 401 and the third diode D 403 .
  • the second switching circuit sub-branch comprises the second bidirectional switch T 402 .
  • the third switching circuit sub-branch comprises the third bidirectional switch T 403 .
  • the fourth switching circuit sub-branch comprises the seventh diode D 407 , the fourth bidirectional switch T 404 and the sixth diode D 406 , or comprises the eighth diode D 408 , the fourth bidirectional switch T 404 and the fifth diode D 405 .
  • a single phase five-level inverter comprises at least a controller and the said five-level topology unit.
  • the controller provides a control signal for each bidirectional switch in the five-level topology unit so that each one is driven by its own control signal.
  • One terminal of AC utility is connected with the common terminal of the first DC power supply and the second DC power supply while the other terminal of AC utility is connected with the half-bridge inverter module.
  • FIG. 41 is the schematic circuit diagram of a single phase five-level inverter according to an embodiment of the invention. It comprises a controller and a five-level topology unit including the circuits in both FIG. 4 and FIG. 21 . It is used with the said first capacitor C 1 and the second C 2 .
  • the output DC voltage of photovoltaic arrays is U PV .
  • Both the said first capacitor C 1 voltage and the second C 2 are half of U PV as their capacities are equal according to the embodiment.
  • the said floating capacitor C s initial voltage is half of U PV .
  • the current in the filtering inductor L 2 flowing from left to right in circuits from FIG. 46 to FIG. 48 is defined as positive current and the opposite as negative current.
  • FIG. 42 is the first working mode diagram of the single phase five-level inverter according to an embodiment of the invention.
  • the positive current is as follows: X ⁇ C 1 ⁇ P ⁇ T 1 ⁇ C s ⁇ T 6 ⁇ L 2 ⁇ G ⁇ X
  • the negative current is: X ⁇ G ⁇ L 2 ⁇ T 6 ⁇ C s ⁇ T 1 ⁇ P ⁇ C 1 ⁇ X.
  • FIG. 43 is the second working mode diagram of the single phase five-level inverter according to an embodiment of the invention.
  • the positive current is as follows: X ⁇ C 1 ⁇ P ⁇ D 1 ⁇ T 5 ⁇ T 6 ⁇ L 2 ⁇ G ⁇ X.
  • the capacitor C s is charged by the said first capacitor C 1 through the charging loop circuit so that its voltage is equal to that of the said first capacitor C 1 .
  • the negative current is absent.
  • the diode D 1 above-mentioned is replaced by directional switch T 9 , the current in the branch formed by the diode D 1 is able to flow in both directions.
  • FIG. 44 is the third working mode diagram of the single phase five-level inverter according to an embodiment of the invention.
  • the negative current is as follows: X ⁇ G ⁇ L 2 ⁇ T 6 ⁇ C s ⁇ T 8 ⁇ D 2 ⁇ C 2 ⁇ X. As the voltage direction of the said second capacitor C 2 is opposite to that of the said floating capacitor C s , the output voltage U OX from the inverter equals also zero.
  • FIG. 45 is the fourth working mode diagram of the single phase five-level inverter according to an embodiment of the invention.
  • the positive current is as follows: X ⁇ C 1 ⁇ P ⁇ D 1 ⁇ T 5 ⁇ C s ⁇ T 7 ⁇ L 2 ⁇ G ⁇ X.
  • the negative current is as follows: X ⁇ G ⁇ L 2 ⁇ T 7 ⁇ T 4 ⁇ D 4 ⁇ L 1 ⁇ X. It is easy to find that the output voltage U OX from the inverter equals zero.
  • the positive current and negative current during a whole cycle in both the third and the fourth working modes are equal.
  • the average voltage of the said floating capacitor C s is half of U PV .
  • FIG. 46 is the fifth working mode diagram of the single phase five-level inverter according to an embodiment of the invention.
  • the negative current is as follows: X ⁇ G ⁇ L 2 ⁇ T 7 ⁇ T 8 ⁇ D 2 ⁇ C 2 ⁇ X.
  • the capacitor C s is charged by the said second capacitor C 2 through the charging loop circuit so that its voltage is equal to that of the said second capacitor C 2 .
  • FIG. 47 is the sixth working mode diagram of the single phase five-level inverter according to an embodiment of the invention.
  • the positive current is as follows: X ⁇ C 2 ⁇ N ⁇ T 2 ⁇ C s ⁇ T 7 ⁇ L 2 ⁇ G ⁇ X
  • the negative current is: X ⁇ G ⁇ L 2 ⁇ T 7 ⁇ C s ⁇ T 2 ⁇ N ⁇ C 2 ⁇ X.
  • the single phase five-level inverter works alternately among the six working modes above-mentioned by controlling either of the on and off states of each switch to output the expected voltage.
  • the terms “A”, “B”, “C”, “D”, “E” and “F” as used herein are intended to respectively refer to the first, the second, the third, the fourth, the fifth and the sixth working mode of the single phase five-level inverter.
  • FIG. 48 is the first modulation mode diagram of a single phase five-level inverter according to an embodiment of the invention.
  • the output voltage U OX from the inverter is more than half of U PV but less than U PV .
  • the inverter works alternately in the first working mode A and the second B.
  • the output voltage U OX from the inverter is less than half of U PV but more than zero.
  • the inverter works alternately among the second working mode B, the third C, the second B and the fourth D.
  • the absolute value of output voltage U OX from the inverter is more than zero but less than half of U PV .
  • the inverter works alternately among the fifth working mode E, the third C, the fifth E and the fourth D.
  • FIG. 49 is the second modulation mode diagram of a single phase five-level inverter according to an embodiment of the invention.
  • the output voltage U OX from the inverter is more than half of U PV but less than U PV .
  • the inverter works alternately in the first working mode A and the second B.
  • the output voltage U OX from the inverter is less than half of U PV but more than zero.
  • the inverter works alternately in the second working mode B and the third C.
  • FIG. 50 is the third modulation mode diagram of a single phase five-level inverter according to an embodiment of the invention.
  • the output voltage U OX from the inverter is more than half of U PV but less than U PV .
  • the inverter works alternately in the first working mode A and the second B.
  • the output voltage U OX from the inverter is less than half of U PV but more than zero.
  • the inverter works alternately in the second working mode B and the fourth D.
  • a single phase five-level inverter comprising a controller and a five-level topology unit above-mentioned according to the embodiment of the invention.
  • the output terminals of the said controller are connected respectively with the control terminal of each semiconductor switch in the said five-level topology unit so that each semiconductor switch is provided with its own control signal.
  • FIG. 51 ( b ) is an equivalent block diagram of a five-level topology unit in FIG. 51 ( a ) according to an embodiment of the invention.
  • the combination of the said circuit module M 1 , the said half-bridge inverter module M 2 , the said first switching circuit branch, the said second switching circuit branch and the said floating capacitor C s is equivalent as a five-level topology unit M in FIG. 51 ( b ) .
  • the said first input terminal I 1 of the said half-bridge inverter module M 2 , the said fourth I 4 and the said first terminal X of the said circuit module M 1 are all used as the input terminals of the five-level topology unit M.
  • the output terminal O of the said half-bridge inverter module M 2 is used as that of the five-level topology unit M.
  • FIG. 52 is the first equivalent block diagram of a three-phase five-level inverter according to an embodiment of the invention.
  • the three-phase five-level inverter comprises a controller and three of the said five-level topology units with the common capacitor C 1 and capacitor C 2 .
  • the controller provides a control signal for each bidirectional switch in the three five-level topology units so that each bidirectional switch is driven by its own control signal.
  • the said first input terminals I 1 of the three five-level topology units M are all connected with the positive terminal of the capacitor C 1 .
  • the said fourth input terminals I 4 are all connected with the negative of the capacitor C 2 and the said first terminals X of the three five-level topology units M are connected with the common terminal of the capacitor C 1 and capacitor C 2 .
  • the three output terminals O are connected respectively with the three phase terminals of AC utility.
  • FIG. 53 is the second equivalent block diagram of a three-phase five-level inverter according to an embodiment of the invention.
  • the difference between the circuits in FIG. 52 and FIG. 53 is that the common terminal of the first DC power supply and the second DC power supply is connected with the neutral terminal of AC utility in the circuit of FIG. 53 .
  • FIG. 54 is the third equivalent block diagram of a three-phase five-level inverter according to an embodiment of the invention. The difference between the circuits in FIG. 52 and FIG. 54 is that all the three five-level topology units M share the first inductor in the circuit of FIG. 54 .
  • FIG. 55 is the fourth equivalent block diagram of a three-phase five-level inverter according to an embodiment of the invention.
  • the difference between the circuits in FIG. 55 and FIG. 54 is that the common terminal of the first DC power supply and the second DC power supply is connected with the neutral terminal of AC utility in the circuit of FIG. 55 .

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Inverter Devices (AREA)
US14/690,761 2015-01-29 2015-04-20 Five-level topology units and inverter thereof Active 2036-01-14 US9966875B2 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
US14/690,761 US9966875B2 (en) 2015-01-29 2015-04-20 Five-level topology units and inverter thereof
CN201680003961.5A CN107210684B (zh) 2015-01-29 2016-01-29 五电平拓扑单元及五电平逆变器
PCT/CN2016/072700 WO2016119736A1 (zh) 2015-01-29 2016-01-29 五电平拓扑单元及五电平逆变器

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201562109413P 2015-01-29 2015-01-29
US14/690,761 US9966875B2 (en) 2015-01-29 2015-04-20 Five-level topology units and inverter thereof

Publications (2)

Publication Number Publication Date
US20150333522A1 US20150333522A1 (en) 2015-11-19
US9966875B2 true US9966875B2 (en) 2018-05-08

Family

ID=54539304

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/690,761 Active 2036-01-14 US9966875B2 (en) 2015-01-29 2015-04-20 Five-level topology units and inverter thereof

Country Status (3)

Country Link
US (1) US9966875B2 (zh)
CN (1) CN107210684B (zh)
WO (1) WO2016119736A1 (zh)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10411500B2 (en) * 2016-06-16 2019-09-10 Yu Qin Electric vehicle fast charging station with solar energy system and its method
US20210327811A1 (en) * 2020-04-20 2021-10-21 Sungrow Power Supply Co., Ltd. Inverter, And Power Unit And Power Module Applied Thereto
US11228251B2 (en) * 2019-12-26 2022-01-18 Hangzhou Dianzi University Hybrid five-level bidirectional DC/DC converter and voltage match modulation method thereof

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9966875B2 (en) * 2015-01-29 2018-05-08 Hongliang Wang Five-level topology units and inverter thereof
US10312825B2 (en) * 2015-08-14 2019-06-04 Hongliang Wang Five-level half bridge inverter topology with high voltage utilization ratio
CN106559004B (zh) 2015-09-29 2019-04-12 华为技术有限公司 多电平逆变器
CN108702104B (zh) * 2015-11-06 2020-06-16 汪洪亮 五电平逆变器拓扑电路及三相五电平逆变器拓扑电路
WO2017157338A1 (zh) * 2016-03-17 2017-09-21 汪洪亮 单相五电平有源嵌位变换器单元及变换器
CN106169884B (zh) * 2016-06-30 2019-02-01 阳光电源股份有限公司 五电平有源中点钳位型逆变器的预充电控制方法及装置
CN109391166B (zh) 2017-08-11 2020-07-28 华为数字技术（苏州）有限公司 一种变换电路、控制方法和供电设备
CN108322079B (zh) * 2018-05-03 2023-10-03 易事特集团股份有限公司 五电平拓扑单元及五电平交直流变换器
CN109756115B (zh) * 2018-12-21 2021-12-03 华为数字技术（苏州）有限公司 一种升压功率变换电路、方法、逆变器、装置及***
CN114336627B (zh) * 2020-10-10 2023-11-28 西安西电电力***有限公司 基于h桥五电平拓扑结构的柔性合环装置
CN113114061B (zh) * 2021-03-26 2022-06-24 台达电子企业管理（上海）有限公司 变换器及抑制变换器的环流干扰的方法
NL2029114B1 (en) * 2021-09-02 2023-03-20 Prodrive Tech Innovation Services B V Flying capacitor converter with voltage balancing circuit
CN114499259B (zh) * 2022-01-11 2024-06-14 浙江大学 一种单相五电平光伏并网逆变器及其控制方法

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4184197A (en) * 1977-09-28 1980-01-15 California Institute Of Technology DC-to-DC switching converter
US6392907B1 (en) * 1999-06-28 2002-05-21 Kabushiki Kaisha Toshiba NPC inverter control system
EP2251969A1 (en) 2009-04-06 2010-11-17 Fuji Electric Systems Co., Ltd. Five-level inverter
US20130301314A1 (en) * 2012-05-10 2013-11-14 Futurewei Technologies, Inc. Multilevel Inverter Device and Method
CN104218832A (zh) * 2013-05-30 2014-12-17 阳光电源股份有限公司 一种单相五电平拓扑及逆变器
US20160043659A1 (en) * 2014-08-11 2016-02-11 Ge Energy Power Conversion Technology Ltd Multilevel converter

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101336508B (zh) * 2006-02-01 2012-05-30 Abb研究有限公司 用于转换多个电压级别的开关装置单元和变换器电路
JP5417641B2 (ja) * 2009-04-01 2014-02-19 国立大学法人長岡技術科学大学 電力変換装置
JP2013055753A (ja) * 2011-09-02 2013-03-21 Meidensha Corp マルチレベル電力変換器
JP5803683B2 (ja) * 2012-01-13 2015-11-04 富士電機株式会社 マルチレベル電力変換回路
JP6111541B2 (ja) * 2012-07-09 2017-04-12 富士電機株式会社 マルチレベル電力変換回路の制御方式
CN103051231A (zh) * 2012-12-10 2013-04-17 阳光电源股份有限公司 一种三相五电平逆变器
CN203491923U (zh) * 2013-10-09 2014-03-19 徐州中矿大传动与自动化有限公司 五电平电压源型变换装置
US9966875B2 (en) * 2015-01-29 2018-05-08 Hongliang Wang Five-level topology units and inverter thereof

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4184197A (en) * 1977-09-28 1980-01-15 California Institute Of Technology DC-to-DC switching converter
US6392907B1 (en) * 1999-06-28 2002-05-21 Kabushiki Kaisha Toshiba NPC inverter control system
EP2251969A1 (en) 2009-04-06 2010-11-17 Fuji Electric Systems Co., Ltd. Five-level inverter
US20130301314A1 (en) * 2012-05-10 2013-11-14 Futurewei Technologies, Inc. Multilevel Inverter Device and Method
CN104218832A (zh) * 2013-05-30 2014-12-17 阳光电源股份有限公司 一种单相五电平拓扑及逆变器
US20160043659A1 (en) * 2014-08-11 2016-02-11 Ge Energy Power Conversion Technology Ltd Multilevel converter

Non-Patent Citations (11)

* Cited by examiner, † Cited by third party
Title
English Abstract for CN104218832A obtained from espacenet.com on Aug. 20, 2017. *
F. Gao, P. Loh, F. Blaabjerg, D. Viiathgamuwa. "Five-Level Current-Source Inverters With Buck-Boost and Inductive-Current Balancing Capabilities". IEEE Transactions on Industry Electronics, vol. 50, No. 8, pp. 2613-2622. 2010.
J. Korhonen, A. Sankala, J. P. Ström, P. Silventoinen and A. Doktar, "Five-level inverter with a neutral point connection and a flying capacitor," 2014 16th European Conference on Power Electronics and Applications, Lappeenranta, 2014, pp. 1-7. *
K. Wang, Z. Zheng, Y. Li , K. Liu and J. Shang. "Neutral-Point Potential Balancing of a Five-Level Active Neutral-Point-Clamped Inverter". IEEE Transactions on Industry Electronics, vol. 60, No. 5, pp. 1907-1918, 2013.
M. Renge, H. Suryawanshi. "Five-Level Diode Clamped Inverter to Eliminate Common Mode Voltage and Reduce dv/dt inMedium Voltage Rating Induction Motor Drives". IEEE Transactions on Power Electronics, vol. 23, No. 4, pp. 1598-1607, 2008.
R. Cacau, R. Bascope, J. Neto and G. Bascope, "Five-level T-Type Inverter Based on Multistate Switching Cell". IEEE Transactions on Industry Applications, vol. 50, No. 6, pp. 3857-3866, 2014.
R. Soairo, J. Kolar. "The new high efficiency hybrid neutral-point-clamped converter", IEEE Transactions on Industry Electronics, vol. 60, No. 5, pp. 1919-1935, 2013.
S. Pulikanti, V. Agelidis "Hybrid Flying-Capacitor-Based Active-Neutral-Point-ClampedFive-Level Converter Operated With SHE-PWM". IEEE Transactions on Industry Electronics, vol. 58, No. 10, pp. 4643-4653, 2011.
U.S. Appl. No. 14/199,749, filed Mar. 6, 2014, FutureWei Tech.
U.S. Appl. No. 14/217,013, filed Mar. 17, 2014, FutureWei Tech.
X. Yuan, "A new five-level converter for low-voltage motor drive applications," 2014 17th International Conference on Electrical Machines and Systems (ICEMS), Hangzhou, 2014, pp. 2969-2974. *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10411500B2 (en) * 2016-06-16 2019-09-10 Yu Qin Electric vehicle fast charging station with solar energy system and its method
US11228251B2 (en) * 2019-12-26 2022-01-18 Hangzhou Dianzi University Hybrid five-level bidirectional DC/DC converter and voltage match modulation method thereof
US20210327811A1 (en) * 2020-04-20 2021-10-21 Sungrow Power Supply Co., Ltd. Inverter, And Power Unit And Power Module Applied Thereto
US11901293B2 (en) * 2020-04-20 2024-02-13 Sungrow Power Supply Co., Ltd. Power unit, power module and inverter

Also Published As

Publication number Publication date
WO2016119736A1 (zh) 2016-08-04
CN107210684A (zh) 2017-09-26
US20150333522A1 (en) 2015-11-19
CN107210684B (zh) 2019-05-24

Similar Documents

Publication Publication Date Title
US9966875B2 (en) Five-level topology units and inverter thereof
CN109391166B (zh) 一种变换电路、控制方法和供电设备
US10250159B2 (en) Five-level inverter topology with high voltage utilization ratio
US10389271B2 (en) Single-phase four-level inverter circuit topology and three-phase four-level inverter circuit topology
CN102347702B (zh) 高效半桥直流到交流转换器
EP2234237A9 (en) Method for controlling single-phase DC/AC converters and converter arrangement
CN103368427A (zh) 单相逆变器及其***和三相逆变器及其***
CN102624267B (zh) 逆变器及其在三相***中的应用电路
CN105226975A (zh) Tnpc逆变器装置及其桥臂短路检测方法
US10312825B2 (en) Five-level half bridge inverter topology with high voltage utilization ratio
AU2014245740A1 (en) Inverter device
US10277146B2 (en) Half bridge inverter units and inverter thereof
CN103036443A (zh) 一种有源多路隔离的输出电源
CN102638164B (zh) 一种高升压电路、太阳能逆变器与太阳能电池***
JP6337397B2 (ja) 電力変換装置、およびそれを用いたパワーコンディショナ
JPWO2018043367A1 (ja) 電力変換システム
CN108390581A (zh) 一种用于逆变器或整流器的电桥电路
KR20150140966A (ko) 바이패스 운전 기능을 갖는 직렬형 h-브릿지 인버터
US9595862B1 (en) Multi-level inverter systems
CN102710133A (zh) 一种七电平电路、并网逆变器及其调制方法和装置
JP6327563B2 (ja) 電力変換装置、およびそれを用いたパワーコンディショナ
CN107925361B (zh) 多电平逆变器拓扑电路
CN102710162B (zh) 一种七电平电路、并网逆变器及其调制方法和装置
US11038436B2 (en) Inverter system
CN108574422B (zh) 电源转换器与电源转换方法

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YR, SMALL ENTITY (ORIGINAL EVENT CODE: M2551); ENTITY STATUS OF PATENT OWNER: SMALL ENTITY

Year of fee payment: 4