US9910800B1 - Utilizing remote direct memory access (‘RDMA’) for communication between controllers in a storage array - Google Patents
Utilizing remote direct memory access (‘RDMA’) for communication between controllers in a storage array Download PDFInfo
- Publication number
- US9910800B1 US9910800B1 US15/697,802 US201715697802A US9910800B1 US 9910800 B1 US9910800 B1 US 9910800B1 US 201715697802 A US201715697802 A US 201715697802A US 9910800 B1 US9910800 B1 US 9910800B1
- Authority
- US
- United States
- Prior art keywords
- storage array
- array controller
- data transfer
- memory
- transfer descriptor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/023—Free address space management
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/25—Using a specific main memory architecture
- G06F2212/254—Distributed memory
Definitions
- the field of the invention is data processing, or, more specifically, methods, apparatus, and products for emulating a remote direct memory access (‘RDMA’) link between controllers in a storage array.
- RDMA remote direct memory access
- Modern storage systems can include many storage devices that are accessed via multiple controllers. Communication between the controllers may be facilitated through the use of special purpose adapters, cables, and other computer hardware. Such adapters, cables, and other computer hardware, however, are often expensive and consume valuable resources such as space, power, and the like. Furthermore, incorporating the controllers into a single form factor can make the inclusion of such adapters, cables, and other computer hardware impossible.
- Methods, apparatuses, and products for emulating a remote direct memory access (‘RDMA’) link between controllers in a storage array including: inserting, into a buffer utilized by a direct memory access (‘DMA’) engine of a first storage array controller, a data transfer descriptor describing data stored in memory of the first storage array controller and a location to write the data to memory of the second storage array controller; retrieving, in dependence upon the data transfer descriptor, the data stored in memory of the first storage array controller; and writing the data into the memory of the second storage array controller in dependence upon the data transfer descriptor.
- DMA direct memory access
- FIG. 1 sets forth a block diagram of a system configured for emulating an RDMA link between storage array controllers in a storage array according to embodiments of the present invention.
- FIG. 2 sets forth a block diagram of a storage array controller useful in emulating an RDMA link between controllers in a storage array according to embodiments of the present invention.
- FIG. 3 sets forth a block diagram of a system for emulating an RDMA link between storage array controllers in a storage array according to embodiments of the present invention.
- FIG. 4 sets forth a flow chart illustrating an example method for emulating an RDMA link between controllers in a storage array according to embodiments of the present invention.
- FIG. 5 sets forth a flow chart illustrating an example method for emulating an RDMA link between controllers in a storage array according to embodiments of the present invention.
- FIG. 1 sets forth a block diagram of a system configured for emulating an RDMA link between controllers in a storage array according to embodiments of the present invention.
- the system of FIG. 1 includes a number of computing devices ( 164 , 166 , 168 , 170 ).
- Such computing devices may be implemented in a number of different ways.
- a computing device may be a server in a data center, a workstation, a personal computer, a notebook, or the like.
- the computing devices ( 164 , 166 , 168 , 170 ) in the example of FIG. 1 are coupled for data communications to one or more storage arrays ( 102 , 104 ) through a storage area network (‘SAN’) ( 158 ) as well as a local area network (‘LAN’) ( 160 ).
- the SAN ( 158 ) may be implemented with a variety of data communications fabrics, devices, and protocols. Example fabrics for such a SAN ( 158 ) may include Fibre Channel, Ethernet, InfiniBand, Serial Attached Small Computer System Interface (‘SAS’), and the like.
- SAS Serial Attached Small Computer System Interface
- Example data communications protocols for use in such a SAN may include Advanced Technology Attachment (‘ATA’), Fibre Channel Protocol, SCSI, iSCSI, HyperSCSI, and others. Readers of skill in the art will recognize that a SAN is just one of many possible data communications couplings which may be implemented between a computing device ( 164 , 166 , 168 , 170 ) and a storage array ( 102 , 104 ), and readers will further appreciate that any other data communications coupling is well within the scope of embodiments of the present invention.
- ATA Advanced Technology Attachment
- the local area network ( 160 ) of FIG. 1 may also be implemented with a variety of fabrics and protocols. Examples of such fabrics include Ethernet ( 802 . 3 ), wireless ( 802 . 11 ), and the like. Examples of such data communications protocols include Transmission Control Protocol (‘TCP’), User Datagram Protocol (‘UDP’), Internet Protocol (‘IP’), HyperText Transfer Protocol (‘HTTP’), Wireless Access Protocol (‘WAP’), Handheld Device Transport Protocol (‘HDTP’), Session Initiation Protocol (‘SIP’), Real Time Protocol (‘RTP’), and others as will occur to those of skill in the art.
- TCP Transmission Control Protocol
- UDP User Datagram Protocol
- IP Internet Protocol
- HTTP HyperText Transfer Protocol
- WAP Wireless Access Protocol
- HDTP Handheld Device Transport Protocol
- SIP Session Initiation Protocol
- RTP Real Time Protocol
- the example storage arrays ( 102 , 104 ) of FIG. 1 provide persistent data storage for the computing devices ( 164 , 166 , 168 , 170 ).
- Each storage array ( 102 , 104 ) depicted in FIG. 1 includes a plurality of storage array controllers ( 106 , 112 ).
- Each storage array controller ( 106 , 112 ) may be embodied as a module of automated computing machinery comprising computer hardware, computer software, or a combination of computer hardware and software.
- the storage array controllers ( 106 , 112 ) may be configured to carry out various storage-related tasks.
- Such tasks may include writing data received from the one or more of the computing devices ( 164 , 166 , 168 , 170 ) to storage, erasing data from storage, retrieving data from storage to provide the data to one or more of the computing devices ( 164 , 166 , 168 , 170 ), monitoring and reporting of disk utilization and performance, performing Redundant Array of Independent Drives (RAID′) or RAID-like data redundancy operations, compressing data, encrypting data, and so on.
- RAID′ Redundant Array of Independent Drives
- RAID-like data redundancy operations compressing data, encrypting data, and so on.
- Each storage array controller ( 106 , 112 ) may be implemented in a variety of ways, including as a Field Programmable Gate Array (‘FPGA’), a Programmable Logic Chip (‘PLC’), an Application Specific Integrated Circuit (‘ASIC’), or computing device that includes discrete components such as a central processing unit, computer memory, and various adapters.
- Each storage array controller ( 106 , 112 ) may include, for example, a data communications adapter configured to support communications via the SAN ( 158 ) and the LAN ( 160 ). Although only one of the storage array controllers ( 112 ) in the example of FIG.
- Each storage array controller ( 106 , 112 ) may also include, for example, an I/O controller or the like that couples the storage array controller ( 106 , 112 ) for data communications, through a midplane ( 114 ), to a number of storage devices ( 146 , 150 ), and a number of non-volatile Random Access Memory (‘NVRAM’) devices ( 148 , 152 ).
- I/O controller or the like that couples the storage array controller ( 106 , 112 ) for data communications, through a midplane ( 114 ), to a number of storage devices ( 146 , 150 ), and a number of non-volatile Random Access Memory (‘NVRAM’) devices ( 148 , 152 ).
- NVRAM non-volatile Random Access Memory
- Each NVRAM device ( 148 , 152 ) may be configured to receive, from the storage array controller ( 106 , 112 ), data to be stored in the storage devices ( 146 ). Such data may originate from any one of the computing devices ( 164 , 166 , 168 , 170 ). In the example of FIG. 1 , writing data to the NVRAM device may be carried out more quickly than writing data to the storage device.
- the storage array controller ( 106 , 112 ) may be configured to effectively utilize the NVRAM devices ( 148 , 152 ) as a quickly accessible buffer for data destined to be written to the storage devices. In this way, the latency for write requests may be significantly improved relative to a system in which the storage array controller writes data directly to the storage devices ( 146 , 150 ).
- the NVRAM devices may be implemented with computer memory in the form of high bandwidth, low latency random access memory (‘RAM’).
- each NVRAM device is referred to as ‘non-volatile’ because each NVRAM device may receive or include a unique power source that maintains the state of the RAM after main power loss to the NVRAM device ( 148 , 152 ).
- a power source may be a battery, one or more capacitors, or the like.
- the NVRAM device ( 148 , 152 ) may be configured to write the contents of the RAM to a persistent storage, such as the storage devices ( 146 , 150 ).
- a ‘storage device’ as the term is used in this specification refers to any device configured to record data persistently.
- the term ‘persistently’ as used here refers to a device's ability to maintain recorded data after loss of a power source. Examples of storage devices may include mechanical, spinning hard disk drives, solid-state drives (“Flash drives”), and the like.
- the storage array controllers ( 106 , 112 ) of FIG. 1 may be configured for emulating an RDMA link between each other according to embodiments of the present invention.
- An RDMA link between the storage array controllers ( 106 , 112 ) may be embodied, for example, as an InfiniBand link between the storage array controllers ( 106 , 112 ).
- InfiniBand is a computer-networking communications standard used in high-performance computing.
- a physical InfiniBand link between two storage array controllers ( 106 , 112 ) may be created, for example, through the use of cabling that runs between two storage array controllers ( 106 , 112 ).
- Each of the storage array controllers ( 106 , 112 ) may include a special purpose InfiniBand data communications adapter for receiving such cabling. Readers will appreciate that other RDMA links between storage array controllers ( 106 , 112 ) may be emulated according to embodiments of the present invention. For example, the embodiments of the present invention may emulate an RDMA over Converged Ethernet (“RoCE”) link between the two storage array controllers ( 106 , 112 ), an iWARP link between the storage array controllers ( 106 , 112 ), and so on.
- RoCE RDMA over Converged Ethernet
- the storage array controllers ( 106 , 112 ) of FIG. 1 may be configured for emulating an RDMA link between each other according to embodiments of the present invention by inserting, into a buffer utilized by a DMA engine in a first storage array controller ( 106 ), a data transfer descriptor.
- the DMA engine may be embodied, for example, as an embedded DMA controller that resides within a computer processor in the storage array controller ( 106 ).
- the DMA engine may offload the responsibility of performing memory copies from the computer processor by performing direct memory accesses of main memory independently of any processor.
- the DMA engine may be embedded within a processor, the DMA engine may also be embodied as a special purpose controller that is mounted on the same motherboard as the computer processor, but physically separate from the computer processor itself.
- the buffer utilized by each DMA engine may be embodied as a data structure used to store descriptors that generally describe data transfer operations to be performed by the DMA engine.
- the buffer in the first storage array controller ( 106 ) may be used to store a data transfer descriptor that describes data stored in memory of the first storage array controller ( 106 ) and a location to write the data to memory of the second storage array controller ( 112 ).
- the DMA engine may operate by retrieving descriptors from the buffer and performing the data transfer operations described by the descriptors.
- the storage array controllers ( 106 , 112 ) of FIG. 1 may be further configured for emulating an RDMA link between each other according to embodiments of the present invention by the first storage array controller ( 106 ) retrieving the data stored in memory of the first storage array controller ( 106 ).
- the memory of the first storage array controller ( 106 ) may be embodied, for example, as main memory in the form of RAM.
- a DMA engine of the first storage array controller ( 106 ) may retrieve the data stored in memory of the first storage array controller by performing a direct memory access where the DMA engine accesses the memory independently of any processor within the first storage array controller ( 106 ).
- the DMA engine within the first storage array controller ( 106 ) may retrieve the data stored in memory of the first storage array controller ( 106 ) in dependence upon the data transfer descriptor.
- the data transfer descriptor may include information that describes data stored in memory of the first storage array controller ( 106 ).
- Such information that describes data stored in memory of the first storage array controller ( 106 ) can include, for example, the address of the data stored in memory of the first storage array controller ( 106 ), the size of the data stored in memory of the first storage array controller ( 106 ), and so on.
- the DMA engine within the first storage array controller ( 106 ) may be configured to utilize such information to retrieve the data stored in memory of the first storage array controller ( 106 ), for example, by reading an amount of data that is equal to the size of the data as described by the data transfer descriptor from the address of the data as described by the data transfer descriptor.
- the storage array controllers ( 106 , 112 ) of FIG. 1 may be further configured for emulating an RDMA link between each other according to embodiments of the present invention by writing the data into the memory of the second storage array controller ( 112 ).
- the data stored in memory of the first storage array controller ( 106 ) may be written into the memory of the second storage array controller ( 112 ) via a serial computer expansion bus that communicatively couples a processor in the first storage array controller ( 106 ) and a processor in the second storage array controller ( 112 ).
- Such a serial computer expansion bus may be embodied, for example, as a Peripheral Component Interconnect Express (‘PCIe’) Non-Transparent Bridge (‘NTB’) that communicatively couples the processor in the first storage array controller ( 106 ) and the processor in the second storage array controller ( 112 ).
- PCIe Peripheral Component Interconnect Express
- NTB Non-Transparent Bridge
- the processor in the first storage array controller ( 106 ) and the processor in the second storage array controller ( 112 ) may each include a port that is connected to the PCIe NTB, such that bidirectional communication may occur directly between the processors.
- a passive interconnect such as a passive midplane may physical reside between the processors, but no active components are required to route communications between the processors. Readers will appreciate that other physical interconnects between the storage array controllers ( 106 , 112 ) may be utilized in accordance with embodiments of the present invention.
- the DMA engine within the first storage array controller ( 106 ) may write the data into the memory of the second storage array controller ( 112 ) by performing a direct memory access of the memory in the second storage array controller ( 112 ).
- the data may be written into the memory of the second storage array controller ( 112 ) in dependence upon the data transfer descriptor.
- the data transfer descriptor can include information describing a location to write the data to memory of the second storage array controller ( 112 ).
- the DMA engine of the first storage array controller ( 106 ) may utilize such information by writing the data into the memory location in the second storage array controller ( 112 ) that is described in the data transfer descriptor.
- FIG. 1 depicts an embodiment where a first storage array controller ( 106 ) is connected to a first set of storage devices ( 146 ) and NVRAM devices ( 148 ) by a first midplane ( 114 ) and a second storage array controller ( 112 ) is connected to a second set of storage devices ( 150 ) and NVRAM devices ( 152 ) by a second midplane ( 116 ), other arrangements are contemplated.
- each of the storage array controllers ( 106 , 112 ) may be connected to each of the storage devices ( 146 , 150 ) and NVRAM devices ( 148 , 152 ) by a single midplane.
- FIG. 1 Readers will appreciate that the arrangement of computing devices, storage arrays, networks, and other devices making up the example system illustrated in FIG. 1 are for explanation, not for limitation. Systems useful according to various embodiments of the present invention may include different configurations of servers, routers, switches, computing devices, and network architectures, not shown in FIG. 1 , as will occur to those of skill in the art.
- Emulating an RDMA link between controllers in a storage array in accordance with embodiments of the present invention is generally implemented with computers.
- all the computing devices ( 164 , 166 , 168 , 170 ) and storage controllers ( 106 , 112 ) may be implemented to some extent at least as computers.
- FIG. 2 sets forth a block diagram of a storage array controller ( 202 ) useful in emulating an RDMA link between controllers in a storage array according to embodiments of the present invention.
- the storage array controller ( 202 ) of FIG. 2 is similar to the storage array controllers depicted in FIG. 1 , as the storage array controller ( 202 ) of FIG. 2 is communicatively coupled, via a midplane ( 206 ), to one or more storage devices ( 212 ) and to one or more NVRAM devices ( 214 ) that are included as part of a storage array ( 216 ).
- the storage array controller ( 202 ) may be coupled to the midplane ( 206 ) via one or more data communications links ( 204 ) and the midplane ( 206 ) may be coupled to the storage devices ( 212 ) and the NVRAM devices ( 214 ) via one or more data communications links ( 208 , 210 ).
- the data communications links ( 204 , 208 , 210 ) of FIG. 2 may be embodied, for example, as a PCIe bus.
- the storage array controller ( 202 ) of FIG. 2 includes at least one computer processor ( 232 ) or ‘CPU’ as well as RAM ( 236 ).
- the computer processor ( 232 ) may be connected to the RAM ( 236 ) via a data communications link ( 230 ), which may be embodied, for example, as a high speed memory bus such as a Double-Data Rate 4 (‘DDR4’) bus.
- DDR4 Double-Data Rate 4
- RAM ( 214 ) Stored in RAM ( 214 ) is an operating system ( 246 ). Examples of operating systems useful in storage array controllers ( 202 ) configured for emulating an RDMA link between controllers in a storage array according to embodiments of the present invention include UNIXTM, LinuxTM, Microsoft WindowsTM, and others as will occur to those of skill in the art. Also stored in RAM ( 236 ) is an array management module ( 248 ), a module of computer program instructions useful in emulating an RDMA link between controllers in a storage array according to embodiments of the present invention.
- the array management module ( 248 ) may be configured to perform steps such as: inserting, into a buffer utilized by a direct memory access (‘DMA’) engine of the storage array controller ( 202 ), a data transfer descriptor describing data stored in memory of the storage array controller ( 202 ) and a location to write the data to memory of a second storage array controller; retrieving, in dependence upon the data transfer descriptor, the data stored in memory of the storage array controller ( 202 ); writing the data into the memory of the second storage array controller in dependence upon the data transfer descriptor; and other steps that will be described in greater detail below as being performed by the storage array controller generally. Readers will appreciate that while the array management module ( 248 ) and the operating system ( 246 ) in the example of FIG. 2 are shown in RAM ( 168 ), many components of such software may also be stored in non-volatile memory such as, for example, on a disk drive, on a solid-state drive, and so on.
- DMA direct memory access
- the storage array controller ( 202 ) of FIG. 2 also includes a plurality of host bus adapters ( 218 , 220 , 222 ) that are coupled to the processor ( 232 ) via a data communications link ( 224 , 226 , 228 ).
- Each host bus adapter ( 218 , 220 , 222 ) may be embodied as a module of computer hardware that connects the host system (i.e., the storage array controller) to other network and storage devices.
- Each of the host bus adapters ( 218 , 220 , 222 ) may be coupled to the computer processor ( 232 ) via a data communications link ( 224 , 226 , 228 ) such as, for example, a PCIe bus.
- the storage array controller ( 202 ) of FIG. 2 also includes a host bus adapter ( 240 ) that is coupled to an expander ( 242 ).
- the expander ( 242 ) depicted in FIG. 2 may be embodied as a module of computer hardware utilized to attach a host system to a larger number of storage devices than would be possible without the expander ( 242 ).
- the expander ( 242 ) depicted in FIG. 2 may be embodied, for example, as a SAS expander utilized to enable the host bus adapter ( 240 ) to attach to storage devices in an embodiment where the host bus adapter ( 240 ) is embodied as a SAS controller.
- the storage array controller ( 202 ) of FIG. 2 also includes a switch ( 244 ) that is coupled to the computer processor ( 232 ) via a data communications link ( 238 ).
- the switch ( 244 ) of FIG. 2 may be embodied as a computer hardware device that can create multiple endpoints out of a single endpoint, thereby enabling multiple devices to share what was initially a single endpoint.
- the switch ( 244 ) of FIG. 2 may be embodied, for example, as a PCIe switch that is coupled to a PCIe bus ( 238 ) and presents multiple PCIe connection points to the midplane ( 206 ).
- the storage array controller ( 202 ) of FIG. 2 also includes a data communications link ( 234 ) for coupling the storage array controller ( 202 ) to other storage array controllers.
- a data communications link ( 234 ) may be embodied, for example, as a QuickPath Interconnect (‘QPI’) interconnect, a PCIe NTB interconnect, and so on.
- QPI QuickPath Interconnect
- FIG. 3 sets forth a block diagram of a system for emulating an RDMA link between storage array controllers ( 302 , 304 ) in a storage array according to embodiments of the present invention.
- Each of the storage array controllers ( 302 , 304 ) depicted in FIG. 3 includes a processor ( 306 , 308 ) and memory ( 318 , 320 ), which may be embodied as RAM or other form of computer memory.
- a processor 306 , 308
- memory 318 , 320
- the processors ( 306 , 308 ) and the memory ( 318 , 320 ) may be communicatively coupled via a memory bus, and other components not depicted here (e.g., a memory controller) may be included in the system to facilitate access of the memory ( 318 , 320 ) by the processors ( 306 , 308 ).
- a memory controller e.g., a memory controller
- each storage array controller ( 302 , 304 ) depicted in FIG. 3 includes only a single processor ( 306 , 308 ), each of the storage array controllers ( 302 , 304 ) may include additional processors that can access the memory ( 318 , 320 ).
- each processor ( 306 , 308 ) includes a DMA engine ( 310 , 316 ).
- Each of the DMA engines ( 310 , 316 ) may be embodied, for example, as special purpose computer hardware that enables the storage array controller ( 302 , 304 ) to access main memory ( 318 , 320 ) independently of the processor ( 306 , 308 ) such that main memory ( 318 , 320 ) can be accessed without the processor ( 306 , 308 ) using programmed I/O.
- the DMA engines ( 310 , 316 ) are depicted as being incorporated into the processors ( 306 , 308 ), although in other embodiments the DMA engines ( 310 , 316 ) may be embodied as a standalone DMA controllers. Readers will appreciate that although each of the processors ( 306 , 308 ) depicted in FIG. 3 includes only a single DMA engine ( 310 , 316 ), each of the processors ( 306 , 308 ) may include additional DMA engines.
- each processor ( 306 , 308 ) includes a PCIe port ( 312 , 314 ).
- Each of the PCIe ports ( 312 , 314 ) may be embodied, for example, as physical connectors that enable the processor ( 306 , 308 ) to couple to a PCIe bus. Readers will appreciate that although each of the processors ( 306 , 308 ) depicted in FIG. 3 includes only a single PCIe port ( 312 , 314 ), each of the processors ( 306 , 308 ) may include additional PCIe ports. Readers will further appreciate that the processors ( 306 , 308 ) may include additional physical connectors such that each of the processors ( 306 , 308 ) may be directly coupled to each other via other data communications links.
- FIG. 4 sets forth a flow chart illustrating an example method for emulating an RDMA link between controllers ( 402 , 424 ) in a storage array according to embodiments of the present invention.
- An RDMA link between controllers ( 402 , 424 ) may be embodied, for example, as an InfiniBand link between the two controllers ( 402 , 424 ).
- InfiniBand is a computer-networking communications standard used in high-performance computing.
- a physical InfiniBand link between two storage array controllers ( 402 , 424 ) may be created, for example, through the use of cabling that runs between two storage array controllers ( 402 , 424 ) and is coupled to a special purpose InfiniBand data communications adapter.
- RDMA links between controllers ( 402 , 424 ) may be emulated according to embodiments of the present invention.
- the embodiments of the present invention may emulate an RoCE link between the two controllers ( 402 , 424 ), an iWARP link between the two controllers ( 402 , 424 ), and so on.
- the example method depicted in FIG. 4 includes inserting ( 404 ), into a buffer ( 408 ) utilized by a DMA engine ( 418 ) in a first storage array controller ( 402 ), a data transfer descriptor ( 406 ).
- the DMA engines ( 418 , 432 ) of FIG. 4 may be embodied, for example, as embedded DMA controllers that offload the responsibility for performing memory copies from the processors ( 416 , 430 ) by performing direct memory accesses of main memory ( 414 , 428 ) independently of any processor ( 416 , 430 ).
- the DMA engines ( 418 , 432 ) may also be embodied as controllers that are mounted on the same motherboard as the processors ( 416 , 430 ) but physically separate from the processors ( 416 , 430 ) themselves.
- the buffers ( 408 , 426 ) utilized by the DMA engines ( 418 , 432 ) may be embodied as data structures used to store descriptors that generally describe data transfer operations to be performed by the DMA engines ( 418 , 432 ).
- the buffer ( 408 ) in the first storage array controller ( 402 ) may be used to store a data transfer descriptor ( 406 ) that describes data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ) and a location to write the data ( 412 ) to memory ( 428 ) of the second storage array controller ( 424 ).
- the DMA engines ( 418 , 432 ) may operate by retrieving descriptors from the buffers ( 408 , 426 ) and performing the data transfer operations described by the descriptors.
- the example method depicted in FIG. 4 also includes retrieving ( 410 ) the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ).
- the memory ( 414 ) of the first storage array controller ( 402 ) may be embodied, for example, as main memory in the form of RAM.
- the DMA engine ( 418 ) may retrieve ( 410 ) the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ) by performing a direct memory access where the DMA engine ( 418 ) accesses the memory ( 414 ) independently of the processor ( 416 ).
- the DMA engine ( 418 ) may retrieve ( 410 ) the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ) in dependence upon the data transfer descriptor ( 406 ).
- the data transfer descriptor ( 406 ) may include information that describes data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ).
- Such information that describes data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ) can include, for example, the address of the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ), the size of the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ), and so on.
- the address of the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ) can include, for example, the address of the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ), the size of the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ), and so on.
- the DMA engine ( 418 ) may be configured to utilize such information to retrieve ( 410 ) the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ), for example, by reading an amount of data that is equal to the size of the data ( 412 ) as described by the data transfer descriptor ( 406 ) from the address of the data ( 412 ) as described by the data transfer descriptor ( 406 ).
- the example method depicted in FIG. 4 also includes writing ( 420 ) the data ( 412 ) into the memory ( 428 ) of the second storage array controller ( 424 ).
- the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ) may be written ( 420 ) into the memory ( 428 ) of the second storage array controller ( 424 ) via a serial computer expansion bus ( 422 ) that communicatively couples the processor ( 416 ) in the first storage array controller ( 402 ) and a processor ( 430 ) in the second storage array controller ( 424 ).
- Such a serial computer expansion bus ( 422 ) may be embodied, for example, as a PCIe NTB that communicatively couples the processor ( 416 ) in the first storage array controller ( 402 ) and the processor ( 430 ) in the second storage array controller ( 424 ).
- the processor ( 416 ) in the first storage array controller ( 402 ) and the processor ( 430 ) in the second storage array controller ( 424 ) may each include a port that is connected to the PCIe NTB, such that bidirectional communication may occur directly between the processors ( 416 , 430 ).
- a passive interconnect such as a passive midplane may physically reside between the processors ( 416 , 430 ), but no active components are required to route communications between the processors ( 416 , 430 ). Readers will appreciate that other physical interconnects between the storage array controllers ( 402 , 424 ) may be utilized in accordance with embodiments of the present invention.
- the DMA engine ( 418 ) may write ( 420 ) the data ( 412 ) into the memory ( 428 ) of the second storage array controller ( 424 ) by performing a direct memory access of the memory ( 428 ) in the second storage array controller ( 424 ). Because the first storage array controller ( 402 ) and the second storage array controller ( 424 ) are coupled for communications, for example, via a PCIe NTB, a DMA engine ( 418 ) within the first storage array controller ( 402 ) may be capable of writing data directly to memory ( 428 ) in the second storage array controller ( 424 ).
- the data ( 412 ) may be written ( 420 ) into the memory ( 428 ) of the second storage array controller ( 424 ) in dependence upon the data transfer descriptor ( 406 ).
- the data transfer descriptor ( 406 ) can include information describing a location to write the data ( 412 ) to memory ( 428 ) of the second storage array controller ( 424 ).
- the DMA engine ( 418 ) may utilize such information by writing ( 420 ) the data ( 412 ) into the memory location in the second storage array controller ( 424 ) that is described in the data transfer descriptor ( 406 ).
- inserting ( 404 ) the data transfer descriptor ( 406 ) into the buffer ( 408 ) utilized by the DMA engine ( 418 ) in the first storage array controller ( 402 ) may be carried out, for example, by management software executing on the storage array controller ( 402 ) forming the data transfer descriptor ( 406 ) and inserting ( 404 ) the data transfer descriptor ( 406 ) into the buffer ( 408 ) according to a predetermined insertion policy.
- the data transfer descriptor ( 406 ) may be inserted ( 404 ) into the end of the buffer ( 408 ).
- the buffer ( 408 ) utilized by the DMA engine ( 418 ) is a LIFO buffer
- the data transfer descriptor ( 406 ) may be inserted ( 404 ) into the front of the buffer ( 408 ).
- the management software executing on the storage array controller ( 402 ) may determine the appropriate location within the buffer ( 408 ) to insert ( 404 ) the data transfer descriptor ( 406 ) for subsequent processing by the DMA engine ( 418 ).
- inserting ( 404 ) the data transfer descriptor ( 406 ) into the buffer ( 408 ) utilized by the DMA engine ( 418 ) in the first storage array controller ( 402 ) may include inserting ( 434 ) the data transfer descriptor ( 406 ) into the buffer ( 408 ) utilized by the DMA engine ( 418 ) of the first storage array controller ( 402 ) via virtualization hardware.
- the virtualization hardware may be embodied, for example, as computing components that support I/O virtualization. Such computing components that support I/O virtualization can include an Input/Output Memory Management Unit (‘IOMMU’), chipsets and BIOS that support virtualization technology, and so on.
- IOMMU Input/Output Memory Management Unit
- inserting ( 404 ) the data transfer descriptor ( 406 ) into the buffer ( 408 ) utilized by the DMA engine ( 418 ) in the first storage array controller ( 402 ) may alternatively include inserting ( 436 ) the data transfer descriptor ( 406 ) into a location within the buffer ( 408 ) where a completed data transfer descriptor resides.
- the buffer ( 408 ) may be embodied as a circular buffer with a limited number of entries. As such, new data transfer descriptors may be inserted into the buffer ( 408 ) by overwriting a previous entry in the buffer ( 408 ).
- inserting ( 404 ) the data transfer descriptor ( 406 ) into the buffer ( 408 ) utilized by the DMA engine ( 418 ) in the first storage array controller ( 402 ) may also include associating ( 438 ) a static validity value with the data transfer descriptor ( 406 ).
- the static validity value may be embodied, for example, as a single bit value used to determine whether a particular data transfer descriptor in the buffer ( 408 ) has already been processed. For example, a value of ‘0’ may indicate that the associated data transfer descriptor has not been processed while a value of ‘1’ may indicate that the associated data transfer descriptor has been processed.
- the static validity value is ‘static’, the static validity value does not change. For example, when a data transfer descriptor is processed, the static validity value is not changed from ‘0’ to ‘1’. Once the static validity value has been set, the static validity value that is associated with a particular data transfer descriptor does not change.
- the static validity value that is associated with the data transfer descriptor ( 406 ) that is inserted ( 404 ) into the buffer ( 408 ) does not match a static validity value for the completed data transfer descriptor.
- the static validity value is embodied as a single bit value.
- the buffer ( 408 ) is a circular buffer that can store 1024 data transfer descriptors.
- the first 1024 data transfer descriptors may be written sequentially into the buffer ( 408 ), and each data transfer descriptor may be associated with a static validity value of ‘0’, indicating that the associated data transfer descriptor has not been processed.
- each data transfer descriptor As data transfer descriptors are processed, however, the static validity value of each data transfer descriptor is not changed from a ‘0’ to ‘1’, as such changes would consume processing cycles from the processor ( 416 ). Instead of changing each static validity value, when the buffer ( 408 ) is full and new data transfer descriptors are inserted ( 404 ) by overwriting already-processed data transfer descriptors, the meaning of the static validity values may be flipped.
- the meaning of the static validity values may be flipped such that a value of ‘0’ may indicate that the associated data transfer descriptor has been processed while a value of ‘1’ may indicate that the associated data transfer descriptor has not been processed.
- the new data transfer descriptor will be associated with a static validity value that is different than the static validity value of the overwritten data transfer descriptor.
- FIG. 5 sets forth a flow chart illustrating an additional example method for emulating an RDMA link between controllers ( 402 , 424 ) in a storage array according to embodiments of the present invention.
- the example method depicted in FIG. 5 is similar to the example method depicted in FIG. 4 , as the example method depicted in FIG.
- 5 also includes inserting ( 404 ) a data transfer descriptor ( 406 ) into a buffer ( 408 ) utilized by a DMA engine ( 418 ) in a first storage array controller ( 402 ), retrieving ( 410 ) the data ( 412 ) stored in memory ( 414 ) of the first storage array controller ( 402 ), and writing ( 420 ) the data ( 412 ) into the memory ( 428 ) of the second storage array controller ( 424 ).
- the example method depicted in FIG. 5 also includes creating ( 506 ) a plurality of logical communications channels between the first storage array controller ( 402 ) and the second storage array controller ( 424 ).
- each of the logical communications channels between the first storage array controller ( 402 ) and the second storage array controller ( 424 ) may be reserved for sending specific data and messages between the first storage array controller ( 402 ) and the second storage array controller ( 424 ).
- a first data communications channel may be utilized to forward storage requests received by the first storage array controller ( 402 ) to the second storage array controller ( 424 ) when the second storage array controller ( 424 ) is serving as the primary controller
- a second data communications channel may be utilized to forward storage requests received by the second storage array controller ( 424 ) to the first storage array controller ( 402 ) when the first storage array controller ( 402 ) is serving as the primary controller
- a third data communications channel may be utilized to transmit data between the storage array controllers ( 402 , 424 ) that can be used when failing over from a primary controller to a secondary controller, and so on.
- creating ( 506 ) a plurality of logical communications channels between the first storage array controller ( 402 ) and the second storage array controller ( 424 ) can include segmenting ( 508 ) a shared memory space into a plurality of memory segments, where each memory segment is associated with a distinct logical communications channel.
- the first storage array controller ( 402 ) and the second storage array controller ( 424 ) may be coupled by a PCIe NTB. In such an example, some dedicated memory may be utilized to support communications over the PCIe NTB.
- Such dedicated memory that is used to support communications over the PCIe NTB may serve as shared memory that is segmented ( 508 ) into a plurality of memory segments, wherein each memory segment is associated with a distinct logical communications channel.
- sending data over the first logical communications channel may be carried out by writing the data to the memory segment associated with associated with the first logical communications channel
- sending data over the second logical communications channel may be carried out by writing the data to the memory segment associated with associated with the second logical communications channel, and so on.
- the example method depicted in FIG. 5 also includes receiving ( 504 ) a storage request ( 502 ) directed to the storage array.
- the storage request ( 502 ) may be embodied, for example, as a request to read data from some memory location within the storage array or a request to write data to some memory location within the storage array.
- the storage request ( 502 ) may also be embodied, for example, as an ‘extended copy request’ where an initiator requests that storage array moves data internally (thereby replacing a sequence of read and write requests), as a ‘reservation request’ where an initiator reserves a volume so that if another initiator accesses the volume an error is returned, as a ‘get LBA status request’ that allows an initiator to query thin provisioning status, and so on.
- writing ( 420 ) the data ( 412 ) into the memory ( 428 ) of the second storage array controller ( 424 ) can include forwarding ( 510 ), from the first storage array controller ( 402 ) to the second storage array controller ( 424 ) via a predetermined logical communications channel, the storage request ( 502 ).
- Forwarding ( 510 ) the storage request ( 502 ) from the first storage array controller ( 402 ) to the second storage array controller ( 424 ) via a predetermined logical communications channel may be carried out, for example, by writing the storage request ( 502 ) into the memory segment associated with the predetermined logical communications channel.
- the example method depicted in FIG. 5 also includes signaling ( 512 ) that the data transfer descriptor ( 406 ) has been processed.
- Signaling ( 512 ) that the data transfer descriptor ( 406 ) has been processed may be carried out, for example, by the DMA engine ( 418 ) writing the data transfer descriptor ( 406 ) to a designated memory location utilized to store the most recently completed data descriptor.
- the designated memory location utilized to store the most recently completed data descriptor may be periodically polled to detect the presence of a new descriptor.
- signaling ( 512 ) that the data transfer descriptor ( 406 ) has been processed may be carried out through the use of active messaging, by triggering an event, and so on.
- Example embodiments of the present invention are described largely in the context of a fully functional computer system for emulating an RDMA link between controllers in a storage array according to embodiments of the present invention. Readers of skill in the art will recognize, however, that the present invention also may be embodied in a computer program product disposed upon computer readable storage media for use with any suitable data processing system.
- Such computer readable storage media may be any storage medium for machine-readable information, including magnetic media, optical media, or other suitable media. Examples of such media include magnetic disks in hard drives or diskettes, compact disks for optical drives, magnetic tape, and others as will occur to those of skill in the art.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
Abstract
Description
Claims (14)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US15/697,802 US9910800B1 (en) | 2015-08-03 | 2017-09-07 | Utilizing remote direct memory access (‘RDMA’) for communication between controllers in a storage array |
US15/912,051 US10540307B1 (en) | 2015-08-03 | 2018-03-05 | Providing an active/active front end by coupled controllers in a storage system |
US17/512,032 US11681640B2 (en) | 2015-08-03 | 2021-10-27 | Multi-channel communications between controllers in a storage system |
US18/335,228 US20230325331A1 (en) | 2015-08-03 | 2023-06-15 | Storage Array Controller Communication Using Multiple Channels |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/817,168 US9892071B2 (en) | 2015-08-03 | 2015-08-03 | Emulating a remote direct memory access (‘RDMA’) link between controllers in a storage array |
US15/697,802 US9910800B1 (en) | 2015-08-03 | 2017-09-07 | Utilizing remote direct memory access (‘RDMA’) for communication between controllers in a storage array |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/817,168 Continuation US9892071B2 (en) | 2015-08-03 | 2015-08-03 | Emulating a remote direct memory access (‘RDMA’) link between controllers in a storage array |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/912,051 Continuation US10540307B1 (en) | 2015-08-03 | 2018-03-05 | Providing an active/active front end by coupled controllers in a storage system |
Publications (1)
Publication Number | Publication Date |
---|---|
US9910800B1 true US9910800B1 (en) | 2018-03-06 |
Family
ID=56616051
Family Applications (5)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/817,168 Active 2036-04-13 US9892071B2 (en) | 2015-08-03 | 2015-08-03 | Emulating a remote direct memory access (‘RDMA’) link between controllers in a storage array |
US15/697,802 Active US9910800B1 (en) | 2015-08-03 | 2017-09-07 | Utilizing remote direct memory access (‘RDMA’) for communication between controllers in a storage array |
US15/912,051 Active US10540307B1 (en) | 2015-08-03 | 2018-03-05 | Providing an active/active front end by coupled controllers in a storage system |
US17/512,032 Active US11681640B2 (en) | 2015-08-03 | 2021-10-27 | Multi-channel communications between controllers in a storage system |
US18/335,228 Pending US20230325331A1 (en) | 2015-08-03 | 2023-06-15 | Storage Array Controller Communication Using Multiple Channels |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/817,168 Active 2036-04-13 US9892071B2 (en) | 2015-08-03 | 2015-08-03 | Emulating a remote direct memory access (‘RDMA’) link between controllers in a storage array |
Family Applications After (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US15/912,051 Active US10540307B1 (en) | 2015-08-03 | 2018-03-05 | Providing an active/active front end by coupled controllers in a storage system |
US17/512,032 Active US11681640B2 (en) | 2015-08-03 | 2021-10-27 | Multi-channel communications between controllers in a storage system |
US18/335,228 Pending US20230325331A1 (en) | 2015-08-03 | 2023-06-15 | Storage Array Controller Communication Using Multiple Channels |
Country Status (2)
Country | Link |
---|---|
US (5) | US9892071B2 (en) |
WO (1) | WO2017023612A1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10540307B1 (en) | 2015-08-03 | 2020-01-21 | Pure Storage, Inc. | Providing an active/active front end by coupled controllers in a storage system |
US11677687B2 (en) | 2018-05-21 | 2023-06-13 | Pure Storage, Inc. | Switching between fault response models in a storage system |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10120818B2 (en) | 2015-10-01 | 2018-11-06 | International Business Machines Corporation | Synchronous input/output command |
US10063376B2 (en) | 2015-10-01 | 2018-08-28 | International Business Machines Corporation | Access control and security for synchronous input/output links |
CN108228082B (en) * | 2016-12-21 | 2021-04-02 | 伊姆西Ip控股有限责任公司 | Storage system and method for storage control |
US11263167B2 (en) * | 2020-03-30 | 2022-03-01 | Verizon Patent And Licensing Inc. | Methods and systems for transmitting arrays of sequenced data blocks |
CN112749112B (en) * | 2020-12-31 | 2021-12-24 | 无锡众星微***技术有限公司 | Hardware flow structure |
US11675719B2 (en) * | 2021-04-26 | 2023-06-13 | EMC IP Holding Company, LLC | System and method for multi-node communication |
US11966480B2 (en) * | 2022-03-10 | 2024-04-23 | Nvidia Corporation | Fairly utilizing multiple contexts sharing cryptographic hardware |
Citations (160)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0725324A2 (en) | 1995-02-01 | 1996-08-07 | Hewlett-Packard Company | Methods for avoiding overcommitment of virtual capacity in a redundant hierarchic data storage system |
US5706210A (en) | 1995-03-01 | 1998-01-06 | Fujitsu Limited | Network monitoring device |
US5799200A (en) | 1995-09-28 | 1998-08-25 | Emc Corporation | Power failure responsive apparatus and method having a shadow dram, a flash ROM, an auxiliary battery, and a controller |
US5933598A (en) | 1996-07-17 | 1999-08-03 | Digital Equipment Corporation | Method for sharing variable-grained memory of workstations by sending particular block including line and size of the block to exchange shared data structures |
US6012032A (en) | 1995-11-30 | 2000-01-04 | Electronic Data Systems Corporation | System and method for accounting of computer data storage utilization |
US6085333A (en) | 1997-12-19 | 2000-07-04 | Lsi Logic Corporation | Method and apparatus for synchronization of code in redundant controllers in a swappable environment |
US20020013802A1 (en) | 2000-07-26 | 2002-01-31 | Toshiaki Mori | Resource allocation method and system for virtual computer system |
US20030145172A1 (en) | 2002-01-25 | 2003-07-31 | International Business Machines Corporation | Method and system for updating data in a compressed read cache |
US20030191783A1 (en) | 2002-04-03 | 2003-10-09 | Sun Microsystems, Inc., A Delaware Corporation | Fast lifetime analysis of objects in a garbage-collected system |
US6643641B1 (en) | 2000-04-27 | 2003-11-04 | Russell Snyder | Web search engine with graphic snapshots |
US6647514B1 (en) | 2000-03-23 | 2003-11-11 | Hewlett-Packard Development Company, L.P. | Host I/O performance and availability of a storage array during rebuild by prioritizing I/O request |
US20030225961A1 (en) | 2002-06-03 | 2003-12-04 | James Chow | Flash memory management system and method |
US20040010612A1 (en) * | 2002-06-11 | 2004-01-15 | Pandya Ashish A. | High performance IP processor using RDMA |
US20040080985A1 (en) | 2002-10-28 | 2004-04-29 | Sandisk Corporation, A Delaware Corporation | Maintaining erase counts in non-volatile storage systems |
US20040111573A1 (en) | 2002-12-06 | 2004-06-10 | Garthwaite Alexander T. | Better placement of objects reachable from outside a generation managed by the train algorithm |
US20040153844A1 (en) | 2002-10-28 | 2004-08-05 | Gautam Ghose | Failure analysis method and system for storage area networks |
US6789162B1 (en) | 2000-10-17 | 2004-09-07 | Sun Microsystems, Inc. | Storage controller configured to select unused regions of a storage device for data storage according to head position |
US20040193814A1 (en) | 2003-03-27 | 2004-09-30 | International Business Machines Corporation | Secure pointers |
US20040260967A1 (en) | 2003-06-05 | 2004-12-23 | Copan Systems, Inc. | Method and apparatus for efficient fault-tolerant disk drive replacement in raid storage systems |
US20050160416A1 (en) | 2004-01-21 | 2005-07-21 | International Business Machines Corporation | Method for determining a close approximate benefit of reducing memory footprint of a Java application |
US20050188246A1 (en) | 2004-02-25 | 2005-08-25 | Emberty Robert G. | Persistent worldwide names assigned to removable media storage |
US20050216800A1 (en) | 2004-03-24 | 2005-09-29 | Seagate Technology Llc | Deterministic preventive recovery from a predicted failure in a distributed storage system |
US20060015771A1 (en) | 2004-07-15 | 2006-01-19 | International Business Machines Corporation | Management method for spare disk drives a RAID system |
US20060129817A1 (en) | 2004-12-15 | 2006-06-15 | Borneman Christopher A | Systems and methods for enabling trust in a federated collaboration |
US20060161726A1 (en) | 2005-01-14 | 2006-07-20 | M-Systems Flash Disk Pioneers Ltd. | Method for storing control information in flash memory devices |
US7089272B1 (en) | 2003-06-18 | 2006-08-08 | Sun Microsystems, Inc. | Specializing write-barriers for objects in a garbage collected heap |
US7107389B2 (en) | 2002-08-29 | 2006-09-12 | Matsushita Electric Industrial Co., Ltd. | Semiconductor memory device and method for writing data into flash memory |
US7107359B1 (en) * | 2000-10-30 | 2006-09-12 | Intel Corporation | Host-fabric adapter having hardware assist architecture and method of connecting a host system to a channel-based switched fabric in a data network |
US20060230245A1 (en) | 2005-04-08 | 2006-10-12 | Microsoft Corporation | Data storage safety indicator and expander |
US20060239075A1 (en) | 2005-04-26 | 2006-10-26 | Microsoft Corporation | NAND flash memory management |
US7146521B1 (en) | 2002-08-21 | 2006-12-05 | 3Pardata, Inc. | Preventing damage of storage devices and data loss in a data storage system |
US20070022227A1 (en) | 2005-07-22 | 2007-01-25 | Nec Corporation | Path control device, system, cluster, cluster system, method and computer readable medium embodying program |
US20070028068A1 (en) | 2005-07-29 | 2007-02-01 | International Business Machines Corporation | System and method for managing resources in a distributed storage system |
US20070055702A1 (en) | 2005-09-07 | 2007-03-08 | Fridella Stephen A | Metadata offload for a file server cluster |
US20070109856A1 (en) | 2005-11-08 | 2007-05-17 | Stmicroelectronics S.R.I | Method of managing fails in a non-volatile memory device and relative memory device |
US20070150689A1 (en) | 2005-12-22 | 2007-06-28 | Pandit Anil K | Effective wear-leveling and concurrent reclamation method for embedded linear flash file systems |
US20070168321A1 (en) | 2004-05-07 | 2007-07-19 | Hiroshi Saito | Data accessing method, device in which the data accessing method is executed and recording medium |
US20070220227A1 (en) | 2006-03-17 | 2007-09-20 | Emc Corporation | Techniques for managing data within a data storage system utilizing a flash-based memory vault |
US20070294563A1 (en) | 2006-05-03 | 2007-12-20 | Patrick Glen Bose | Method and system to provide high availability of shared data |
US20070294564A1 (en) | 2006-04-27 | 2007-12-20 | Tim Reddin | High availability storage system |
US20080005587A1 (en) | 2006-06-30 | 2008-01-03 | Ahlquist Brent M | Accelerating integrity checks of code and data stored in non-volatile memory |
US7334124B2 (en) | 2002-07-22 | 2008-02-19 | Vormetric, Inc. | Logical access block processing protocol for transparent secure file storage |
US20080077825A1 (en) | 2006-09-26 | 2008-03-27 | Keith Anthony Bello | Tracking error events relating to data storage drives and/or media of automated data storage library subsystems |
US20080162674A1 (en) | 2006-12-27 | 2008-07-03 | Hewlett-Packard Development Company, L.P. | System and method for hot deployment/redeployment in grid computing environment |
US20080195833A1 (en) | 2007-02-13 | 2008-08-14 | Samsung Electronics Co., Ltd. | Systems, methods and computer program products for operating a data processing system in which a file system's unit of memory allocation is coordinated with a storage system's read/write operation unit |
US7437530B1 (en) | 2003-04-24 | 2008-10-14 | Network Appliance, Inc. | System and method for mapping file block numbers to logical block addresses |
US20080270678A1 (en) | 2007-04-25 | 2008-10-30 | Cornwell Michael J | Command resequencing in memory operations |
US20080282045A1 (en) | 2007-05-09 | 2008-11-13 | Sudeep Biswas | Garbage collection in storage devices based on flash memories |
US7493424B1 (en) | 2004-04-30 | 2009-02-17 | Netapp, Inc. | Network storage system with shared software stack for LDMA and RDMA |
US20090077340A1 (en) | 2007-09-14 | 2009-03-19 | Johnson Randy S | Storage area network (san) forecasting in a heterogeneous environment |
US20090100115A1 (en) | 2007-10-12 | 2009-04-16 | Samsung Electronics Co., Ltd. | Methods and Apparatus for File Management Using Partitioned File Metadata |
US20090198889A1 (en) | 2008-02-05 | 2009-08-06 | Sony Corporation | Recording apparatus, recording method, program for recording method, and storage medium that stores program for recording method |
US7669029B1 (en) | 2006-11-15 | 2010-02-23 | Network Appliance, Inc. | Load balancing a data storage system |
US20100052625A1 (en) | 2008-09-04 | 2010-03-04 | International Business Machines Corporation | In Situ Verification of Capacitive Power Support |
US7689609B2 (en) | 2005-04-25 | 2010-03-30 | Netapp, Inc. | Architecture for supporting sparse volumes |
US7743191B1 (en) | 2007-12-20 | 2010-06-22 | Pmc-Sierra, Inc. | On-chip shared memory based device architecture |
US20100211723A1 (en) | 2009-02-19 | 2010-08-19 | Tdk Corporation | Memory controller, memory system with memory controller, and method of controlling flash memory |
US20100246266A1 (en) | 2009-03-25 | 2010-09-30 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and related programming method |
US20100257142A1 (en) | 2009-04-03 | 2010-10-07 | Microsoft Corporation | Differential file and system restores from peers and the cloud |
US20100262764A1 (en) | 2009-04-14 | 2010-10-14 | Chao-Yin Liu | Method for accessing storage apparatus and related control circuit |
US20100325345A1 (en) | 2009-06-22 | 2010-12-23 | Hitachi, Ltd. | Method for managing storage system using flash memory, and computer |
US20100332754A1 (en) | 2003-04-09 | 2010-12-30 | Corel Inc. | System and Method for Caching Multimedia Data |
US7899780B1 (en) | 2006-03-30 | 2011-03-01 | Emc Corporation | Methods and apparatus for structured partitioning of management information |
US20110072290A1 (en) | 2009-09-24 | 2011-03-24 | Xyratex Technology Limited | Auxiliary power supply, a method of providing power to a data storage system and a back-up power supply charging circuit |
US20110125955A1 (en) | 2009-11-25 | 2011-05-26 | Silicon Motion, Inc. | Flash storage device, data storage system, and data writing method |
US20110131231A1 (en) | 2009-11-30 | 2011-06-02 | International Business Machines Corporation | Method to efficiently locate meta-data structures on a flash-based storage device |
US20110167221A1 (en) | 2010-01-06 | 2011-07-07 | Gururaj Pangal | System and method for efficiently creating off-site data volume back-ups |
US8042163B1 (en) | 2004-05-20 | 2011-10-18 | Symatec Operating Corporation | Secure storage access using third party capability tokens |
US8086585B1 (en) | 2008-09-30 | 2011-12-27 | Emc Corporation | Access control to block storage devices for a shared disk based file system |
US20120023144A1 (en) | 2010-07-21 | 2012-01-26 | Seagate Technology Llc | Managing Wear in Flash Memory |
US20120054264A1 (en) | 2010-08-31 | 2012-03-01 | International Business Machines Corporation | Techniques for Migrating Active I/O Connections with Migrating Servers and Clients |
US20120079318A1 (en) | 2010-09-28 | 2012-03-29 | John Colgrove | Adaptive raid for an ssd environment |
US20120131253A1 (en) | 2010-11-18 | 2012-05-24 | Mcknight Thomas P | Pcie nvram card based on nvdimm |
US8190816B2 (en) * | 2008-10-17 | 2012-05-29 | Netapp, Inc. | Embedded scale-out aggregator for storage array controllers |
WO2012087648A2 (en) | 2010-12-22 | 2012-06-28 | Intel Corporation | Method and apparatus to provide a high availability solid state drive |
US8271700B1 (en) | 2007-11-23 | 2012-09-18 | Pmc-Sierra Us, Inc. | Logical address direct memory access with multiple concurrent physical ports and internal switching |
US20120303919A1 (en) | 2009-07-29 | 2012-11-29 | International Business Machines Corporation | Write-erase endurance lifetime of memory storage devices |
US20120311000A1 (en) | 2011-06-03 | 2012-12-06 | Apple Inc. | Pre-organization of Data |
US20130007845A1 (en) | 2011-06-30 | 2013-01-03 | International Business Machines Corporation | Authentication and authorization methods for cloud computing security platform |
US20130031414A1 (en) | 2011-07-27 | 2013-01-31 | Cleversafe, Inc. | Identifying an error cause within a dispersed storage network |
US20130036272A1 (en) | 2011-08-02 | 2013-02-07 | Microsoft Corporation | Storage engine node for cloud-based storage |
US8387136B2 (en) | 2010-01-05 | 2013-02-26 | Red Hat, Inc. | Role-based access control utilizing token profiles |
US20130071087A1 (en) | 2011-09-15 | 2013-03-21 | Google Inc. | Video management system |
US8437189B1 (en) | 2006-12-20 | 2013-05-07 | Marvell International Ltd. | Method and apparatus for storing data in a NAND flash memory |
WO2013071087A1 (en) | 2011-11-09 | 2013-05-16 | Unisys Corporation | Single sign on for cloud |
US20130145447A1 (en) | 2011-12-01 | 2013-06-06 | Dashlane SAS | Cloud-based data backup and sync with secure local storage of access keys |
US8465332B2 (en) | 2011-01-13 | 2013-06-18 | Tyco Electronics Corporation | Contact assembly for an electrical connector |
US20130191555A1 (en) | 2012-01-19 | 2013-07-25 | Peter Chi-Hsiung Liu | Intelligent storage controller |
US20130198459A1 (en) | 2012-01-27 | 2013-08-01 | Fusion-Io, Inc. | Systems and methods for a de-duplication cache |
US20130205173A1 (en) | 2012-02-03 | 2013-08-08 | Fujitsu Limited | Storage device, and storage device control method |
US20130219164A1 (en) | 2011-12-29 | 2013-08-22 | Imation Corp. | Cloud-based hardware security modules |
US20130227201A1 (en) | 2010-12-13 | 2013-08-29 | Fusion-Io, Inc. | Apparatus, System, and Method for Accessing Auto-Commit Memory |
US8527544B1 (en) | 2011-08-11 | 2013-09-03 | Pure Storage Inc. | Garbage collection in a storage system |
US8566546B1 (en) | 2010-09-27 | 2013-10-22 | Emc Corporation | Techniques for enforcing capacity restrictions of an allocation policy |
US20130290607A1 (en) | 2012-04-30 | 2013-10-31 | Jichuan Chang | Storing cache metadata separately from integrated circuit containing cache controller |
US8578442B1 (en) | 2011-03-11 | 2013-11-05 | Symantec Corporation | Enforcing consistent enterprise and cloud security profiles |
US20130311434A1 (en) | 2011-11-17 | 2013-11-21 | Marc T. Jones | Method, apparatus and system for data deduplication |
US20130318297A1 (en) | 2012-05-24 | 2013-11-28 | Netapp, Inc. | Network storage systems having clustered raids for improved redundancy and load balancing |
US20130332614A1 (en) | 2012-06-12 | 2013-12-12 | Centurylink Intellectual Property Llc | High Performance Cloud Storage |
US8613066B1 (en) | 2011-12-30 | 2013-12-17 | Amazon Technologies, Inc. | Techniques for user authentication |
US8620970B2 (en) | 2006-10-03 | 2013-12-31 | Network Appliance, Inc. | Methods and apparatus for changing versions of a filesystem |
US20140020083A1 (en) | 2006-05-17 | 2014-01-16 | Richard Fetik | Customizable Storage Controller With Integrated F+ Storage Firewall Protection |
US20140074850A1 (en) | 2012-09-07 | 2014-03-13 | Splunk Inc. | Visualization of data from clusters |
US20140082715A1 (en) | 2012-09-19 | 2014-03-20 | Secureauth Corporation | Mobile multifactor single-sign-on authentication |
US20140086146A1 (en) | 2012-09-25 | 2014-03-27 | Empire Technology Development Llc | Limiting data usage of a device connected to the internet via tethering |
US20140090009A1 (en) | 2012-09-27 | 2014-03-27 | Hong Li | Secure data container for web applications |
US20140096220A1 (en) | 2012-09-28 | 2014-04-03 | Juan Marcelo Da Cruz Pinto | Device, method, and system for augmented reality security |
US20140101434A1 (en) | 2012-10-04 | 2014-04-10 | Msi Security, Ltd. | Cloud-based file distribution and management using real identity authentication |
US8751463B1 (en) | 2011-06-30 | 2014-06-10 | Emc Corporation | Capacity forecasting for a deduplicating storage system |
US20140164774A1 (en) | 2012-12-12 | 2014-06-12 | Citrix Systems, Inc. | Encryption-Based Data Access Management |
US20140173232A1 (en) | 2012-12-17 | 2014-06-19 | International Business Machines Corporation | Method and Apparatus for Automated Migration of Data Among Storage Centers |
US8762642B2 (en) | 2009-01-30 | 2014-06-24 | Twinstrata Inc | System and method for secure and reliable multi-cloud data replication |
US20140195636A1 (en) | 2013-01-04 | 2014-07-10 | International Business Machines Corporation | Cloud Based Data Migration and Replication |
US20140201512A1 (en) | 2013-01-14 | 2014-07-17 | Lenovo (Singapore) Pte. Ltd. | Data storage for remote environment |
US20140201541A1 (en) | 2013-01-14 | 2014-07-17 | Accenture Global Services Limited | Secure online distributed data storage services |
WO2014110137A1 (en) | 2013-01-10 | 2014-07-17 | Pure Storage, Inc. | Performing copies in a storage system |
US20140208155A1 (en) | 2013-01-24 | 2014-07-24 | Hewlett-Packard Development Company, L.P. | Rebuilding drive data |
US20140215590A1 (en) | 2008-12-22 | 2014-07-31 | Ctera Networks, Ltd. | Multi-tenant cloud storage system |
US8800009B1 (en) | 2011-12-30 | 2014-08-05 | Google Inc. | Virtual machine service access |
US20140229654A1 (en) | 2013-02-08 | 2014-08-14 | Seagate Technology Llc | Garbage Collection with Demotion of Valid Data to a Lower Memory Tier |
US20140230017A1 (en) | 2013-02-12 | 2014-08-14 | Appsense Limited | Programmable security token |
US8812860B1 (en) | 2010-12-03 | 2014-08-19 | Symantec Corporation | Systems and methods for protecting data stored on removable storage devices by requiring external user authentication |
US8832216B2 (en) * | 2011-08-31 | 2014-09-09 | Oracle International Corporation | Method and system for conditional remote direct memory access write |
US20140258526A1 (en) | 2011-10-24 | 2014-09-11 | Schneider Electric Industries Sas | Systems and methods of remote communication |
US20140282983A1 (en) | 2012-07-02 | 2014-09-18 | Sk Planet Co., Ltd. | Single certificate service system and operational method thereof |
US20140285917A1 (en) | 2013-03-20 | 2014-09-25 | International Business Machines Corporation | Write avoidance areas around bad blocks on a hard disk drive platter |
US8850546B1 (en) | 2012-09-30 | 2014-09-30 | Emc Corporation | Privacy-preserving user attribute release and session management |
US20140325262A1 (en) | 2013-04-25 | 2014-10-30 | International Business Machines Corporation | Controlling data storage in an array of storage devices |
US8898346B1 (en) | 2013-06-20 | 2014-11-25 | Qlogic, Corporation | Method and system for configuring network devices |
US20140351627A1 (en) | 2013-05-21 | 2014-11-27 | International Business Machines Corporation | Storage device with error recovery indication |
US8909854B2 (en) | 2011-09-16 | 2014-12-09 | Kabushiki Kaisha Toshiba | Memory device with specified write data size |
US20140373104A1 (en) | 2013-06-12 | 2014-12-18 | Ajit Gaddam | Data sensitivity based authentication and authorization |
US20140373126A1 (en) | 2013-06-14 | 2014-12-18 | Microsoft Corporation | User authentication in a cloud environment |
US8931041B1 (en) | 2011-07-29 | 2015-01-06 | Symantec Corporation | Method and system for visibility and control over access transactions between clouds using resource authorization messages |
US20150026387A1 (en) | 2009-07-22 | 2015-01-22 | Joseph Sheredy | Method and apparatus for selecting a memory block for writing data, based on a predicted frequency of updating the data |
US8949863B1 (en) | 2008-04-30 | 2015-02-03 | Netapp, Inc. | Creating environmental snapshots of storage device failure events |
US20150074463A1 (en) | 2013-09-11 | 2015-03-12 | Dell Products, Lp | SAN Performance Analysis Tool |
US8984602B1 (en) | 2013-06-28 | 2015-03-17 | Emc Corporation | Protected resource access control utilizing credentials based on message authentication codes and hash chain values |
US8990905B1 (en) | 2012-09-28 | 2015-03-24 | Emc Corporation | Protected resource access control utilizing intermediate values of a hash chain |
US20150089569A1 (en) | 2011-09-29 | 2015-03-26 | Oracle International Corporation | Bundled authorization requests |
US20150095515A1 (en) | 2013-09-27 | 2015-04-02 | Ramamurthy Krithivas | Determination of a suitable target for an initiator by a control plane processor |
US20150113203A1 (en) | 2013-10-18 | 2015-04-23 | Sandisk Enterprise Ip Llc | Device and Method for Managing Die Groups |
US20150134920A1 (en) | 2013-11-11 | 2015-05-14 | International Business Machines Corporation | Load Balancing Logical Units in an Active/Passive Storage System |
US20150149822A1 (en) | 2013-11-26 | 2015-05-28 | International Business Machines Corporation | Event handling in storage area networks |
US20150193169A1 (en) | 2014-01-08 | 2015-07-09 | Netapp, Inc. | Global in-line extent-based deduplication |
US9134922B2 (en) | 2009-03-12 | 2015-09-15 | Vmware, Inc. | System and method for allocating datastores for virtual machines |
US9209973B2 (en) | 2012-11-20 | 2015-12-08 | Google Inc. | Delegate authorization in cloud-based storage system |
US20150378888A1 (en) | 2014-06-27 | 2015-12-31 | Huawei Technologies Co.,Ltd. | Controller, flash memory apparatus, and method for writing data into flash memory apparatus |
WO2016015008A1 (en) | 2014-07-24 | 2016-01-28 | Genesys Telecommunications Laboratories, Inc. | Media channel management apparatus for network communications sessions |
US9250823B1 (en) | 2014-05-20 | 2016-02-02 | Emc Corporation | Online replacement of physical storage in a virtual storage system |
US9300660B1 (en) | 2015-05-29 | 2016-03-29 | Pure Storage, Inc. | Providing authorization and authentication in a cloud for a user of a storage array |
US20160098323A1 (en) | 2014-10-03 | 2016-04-07 | Commvault Systems, Inc. | Intelligent protection of off-line mail data |
US9405725B2 (en) * | 2011-09-29 | 2016-08-02 | Intel Corporation | Writing message to controller memory space |
US9444822B1 (en) | 2015-05-29 | 2016-09-13 | Pure Storage, Inc. | Storage array access control from cloud-based user authorization and authentication |
US9507532B1 (en) | 2016-05-20 | 2016-11-29 | Pure Storage, Inc. | Migrating data in a storage array that includes a plurality of storage devices and a plurality of write buffer devices |
US20160352834A1 (en) | 2015-05-26 | 2016-12-01 | Pure Storage, Inc. | Locally providing cloud storage array services |
US20160352830A1 (en) | 2015-05-26 | 2016-12-01 | Pure Storage, Inc. | Locally providing cloud storage array services |
US20160350009A1 (en) | 2015-05-29 | 2016-12-01 | Pure Storage, Inc. | Buffering data to be written to an array of non-volatile storage devices |
US20160352720A1 (en) | 2015-05-29 | 2016-12-01 | Pure Storage, Inc. | Managing a storage array using client-side services |
US20170039150A1 (en) * | 2015-08-03 | 2017-02-09 | Pure Storage, Inc. | Emulating a remote direct memory access ('rdma') link between controllers in a storage array |
Family Cites Families (24)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3042163A (en) | 1957-12-26 | 1962-07-03 | Clark Equipment Co | Retractable vane fluid clutch |
US7281030B1 (en) * | 1999-09-17 | 2007-10-09 | Intel Corporation | Method of reading a remote memory |
US6917987B2 (en) * | 2001-03-26 | 2005-07-12 | Intel Corporation | Methodology and mechanism for remote key validation for NGIO/InfiniBand™ applications |
US7543037B2 (en) * | 2003-12-02 | 2009-06-02 | International Business Machines Corporation | RDMA completion and retransmit system and method |
US8200887B2 (en) | 2007-03-29 | 2012-06-12 | Violin Memory, Inc. | Memory management system and method |
US9813283B2 (en) * | 2005-08-09 | 2017-11-07 | Oracle International Corporation | Efficient data transfer between servers and remote peripherals |
US7831795B2 (en) | 2005-11-28 | 2010-11-09 | Commvault Systems, Inc. | Systems and methods for classifying and transferring information in a storage network |
US9632870B2 (en) | 2007-03-29 | 2017-04-25 | Violin Memory, Inc. | Memory system with multiple striping of raid groups and method for performing the same |
US8595397B2 (en) * | 2009-06-09 | 2013-11-26 | Netapp, Inc | Storage array assist architecture |
JP5482230B2 (en) * | 2010-01-25 | 2014-05-07 | 富士通株式会社 | COMMUNICATION DEVICE, INFORMATION PROCESSING DEVICE, COMMUNICATION DEVICE CONTROL METHOD, AND CONTROL PROGRAM |
US9467512B2 (en) * | 2012-01-17 | 2016-10-11 | Intel Corporation | Techniques for remote client access to a storage medium coupled with a server |
GB2510348A (en) * | 2013-01-31 | 2014-08-06 | Ibm | Data transmissions using RDMA, data structures and fingerprints of the data structures |
US10452580B2 (en) * | 2013-03-26 | 2019-10-22 | Vmware, Inc. | Method and system for providing remote direct memory access to virtual machines |
US20140351505A1 (en) | 2013-05-21 | 2014-11-27 | International Business Machines Corporation | Providing data attributes to a storage manager to use to select a storage tier to use for a data set management operation |
US9628299B2 (en) * | 2013-05-24 | 2017-04-18 | Datadirect Networks, Inc. | Method and system for data transfer between compute clusters and file system |
US9986028B2 (en) * | 2013-07-08 | 2018-05-29 | Intel Corporation | Techniques to replicate data between storage servers |
US9311110B2 (en) * | 2013-07-08 | 2016-04-12 | Intel Corporation | Techniques to initialize from a remotely accessible storage device |
US9887008B2 (en) * | 2014-03-10 | 2018-02-06 | Futurewei Technologies, Inc. | DDR4-SSD dual-port DIMM device |
US9727503B2 (en) * | 2014-03-17 | 2017-08-08 | Mellanox Technologies, Ltd. | Storage system and server |
US9582463B2 (en) | 2014-12-09 | 2017-02-28 | Intel Corporation | Heterogeneous input/output (I/O) using remote direct memory access (RDMA) and active message |
US9747249B2 (en) * | 2014-12-29 | 2017-08-29 | Nicira, Inc. | Methods and systems to achieve multi-tenancy in RDMA over converged Ethernet |
US10459657B2 (en) | 2016-09-16 | 2019-10-29 | Hewlett Packard Enterprise Development Lp | Storage system with read cache-on-write buffer |
US10789020B2 (en) | 2017-06-12 | 2020-09-29 | Pure Storage, Inc. | Recovering data within a unified storage element |
US10614028B2 (en) * | 2017-09-14 | 2020-04-07 | Microsoft Technology Licensing, Llc | Network traffic routing in distributed computing systems |
-
2015
- 2015-08-03 US US14/817,168 patent/US9892071B2/en active Active
-
2016
- 2016-07-26 WO PCT/US2016/044020 patent/WO2017023612A1/en active Application Filing
-
2017
- 2017-09-07 US US15/697,802 patent/US9910800B1/en active Active
-
2018
- 2018-03-05 US US15/912,051 patent/US10540307B1/en active Active
-
2021
- 2021-10-27 US US17/512,032 patent/US11681640B2/en active Active
-
2023
- 2023-06-15 US US18/335,228 patent/US20230325331A1/en active Pending
Patent Citations (167)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0725324A2 (en) | 1995-02-01 | 1996-08-07 | Hewlett-Packard Company | Methods for avoiding overcommitment of virtual capacity in a redundant hierarchic data storage system |
US5706210A (en) | 1995-03-01 | 1998-01-06 | Fujitsu Limited | Network monitoring device |
US5799200A (en) | 1995-09-28 | 1998-08-25 | Emc Corporation | Power failure responsive apparatus and method having a shadow dram, a flash ROM, an auxiliary battery, and a controller |
US6012032A (en) | 1995-11-30 | 2000-01-04 | Electronic Data Systems Corporation | System and method for accounting of computer data storage utilization |
US5933598A (en) | 1996-07-17 | 1999-08-03 | Digital Equipment Corporation | Method for sharing variable-grained memory of workstations by sending particular block including line and size of the block to exchange shared data structures |
US6085333A (en) | 1997-12-19 | 2000-07-04 | Lsi Logic Corporation | Method and apparatus for synchronization of code in redundant controllers in a swappable environment |
US6647514B1 (en) | 2000-03-23 | 2003-11-11 | Hewlett-Packard Development Company, L.P. | Host I/O performance and availability of a storage array during rebuild by prioritizing I/O request |
US6643641B1 (en) | 2000-04-27 | 2003-11-04 | Russell Snyder | Web search engine with graphic snapshots |
US20020013802A1 (en) | 2000-07-26 | 2002-01-31 | Toshiaki Mori | Resource allocation method and system for virtual computer system |
US6789162B1 (en) | 2000-10-17 | 2004-09-07 | Sun Microsystems, Inc. | Storage controller configured to select unused regions of a storage device for data storage according to head position |
US7107359B1 (en) * | 2000-10-30 | 2006-09-12 | Intel Corporation | Host-fabric adapter having hardware assist architecture and method of connecting a host system to a channel-based switched fabric in a data network |
US20030145172A1 (en) | 2002-01-25 | 2003-07-31 | International Business Machines Corporation | Method and system for updating data in a compressed read cache |
US20030191783A1 (en) | 2002-04-03 | 2003-10-09 | Sun Microsystems, Inc., A Delaware Corporation | Fast lifetime analysis of objects in a garbage-collected system |
US20030225961A1 (en) | 2002-06-03 | 2003-12-04 | James Chow | Flash memory management system and method |
US20040010612A1 (en) * | 2002-06-11 | 2004-01-15 | Pandya Ashish A. | High performance IP processor using RDMA |
US7334124B2 (en) | 2002-07-22 | 2008-02-19 | Vormetric, Inc. | Logical access block processing protocol for transparent secure file storage |
US7146521B1 (en) | 2002-08-21 | 2006-12-05 | 3Pardata, Inc. | Preventing damage of storage devices and data loss in a data storage system |
US7107389B2 (en) | 2002-08-29 | 2006-09-12 | Matsushita Electric Industrial Co., Ltd. | Semiconductor memory device and method for writing data into flash memory |
US20040080985A1 (en) | 2002-10-28 | 2004-04-29 | Sandisk Corporation, A Delaware Corporation | Maintaining erase counts in non-volatile storage systems |
US20040153844A1 (en) | 2002-10-28 | 2004-08-05 | Gautam Ghose | Failure analysis method and system for storage area networks |
US20040111573A1 (en) | 2002-12-06 | 2004-06-10 | Garthwaite Alexander T. | Better placement of objects reachable from outside a generation managed by the train algorithm |
US20040193814A1 (en) | 2003-03-27 | 2004-09-30 | International Business Machines Corporation | Secure pointers |
US20100332754A1 (en) | 2003-04-09 | 2010-12-30 | Corel Inc. | System and Method for Caching Multimedia Data |
US7437530B1 (en) | 2003-04-24 | 2008-10-14 | Network Appliance, Inc. | System and method for mapping file block numbers to logical block addresses |
US20040260967A1 (en) | 2003-06-05 | 2004-12-23 | Copan Systems, Inc. | Method and apparatus for efficient fault-tolerant disk drive replacement in raid storage systems |
US7089272B1 (en) | 2003-06-18 | 2006-08-08 | Sun Microsystems, Inc. | Specializing write-barriers for objects in a garbage collected heap |
US20050160416A1 (en) | 2004-01-21 | 2005-07-21 | International Business Machines Corporation | Method for determining a close approximate benefit of reducing memory footprint of a Java application |
US20050188246A1 (en) | 2004-02-25 | 2005-08-25 | Emberty Robert G. | Persistent worldwide names assigned to removable media storage |
US20050216800A1 (en) | 2004-03-24 | 2005-09-29 | Seagate Technology Llc | Deterministic preventive recovery from a predicted failure in a distributed storage system |
US7493424B1 (en) | 2004-04-30 | 2009-02-17 | Netapp, Inc. | Network storage system with shared software stack for LDMA and RDMA |
US20070168321A1 (en) | 2004-05-07 | 2007-07-19 | Hiroshi Saito | Data accessing method, device in which the data accessing method is executed and recording medium |
US8042163B1 (en) | 2004-05-20 | 2011-10-18 | Symatec Operating Corporation | Secure storage access using third party capability tokens |
US20060015771A1 (en) | 2004-07-15 | 2006-01-19 | International Business Machines Corporation | Management method for spare disk drives a RAID system |
US20060129817A1 (en) | 2004-12-15 | 2006-06-15 | Borneman Christopher A | Systems and methods for enabling trust in a federated collaboration |
US20060161726A1 (en) | 2005-01-14 | 2006-07-20 | M-Systems Flash Disk Pioneers Ltd. | Method for storing control information in flash memory devices |
US20060230245A1 (en) | 2005-04-08 | 2006-10-12 | Microsoft Corporation | Data storage safety indicator and expander |
US7689609B2 (en) | 2005-04-25 | 2010-03-30 | Netapp, Inc. | Architecture for supporting sparse volumes |
US20060239075A1 (en) | 2005-04-26 | 2006-10-26 | Microsoft Corporation | NAND flash memory management |
US20070022227A1 (en) | 2005-07-22 | 2007-01-25 | Nec Corporation | Path control device, system, cluster, cluster system, method and computer readable medium embodying program |
US20070028068A1 (en) | 2005-07-29 | 2007-02-01 | International Business Machines Corporation | System and method for managing resources in a distributed storage system |
US20070055702A1 (en) | 2005-09-07 | 2007-03-08 | Fridella Stephen A | Metadata offload for a file server cluster |
US20070109856A1 (en) | 2005-11-08 | 2007-05-17 | Stmicroelectronics S.R.I | Method of managing fails in a non-volatile memory device and relative memory device |
US20070150689A1 (en) | 2005-12-22 | 2007-06-28 | Pandit Anil K | Effective wear-leveling and concurrent reclamation method for embedded linear flash file systems |
US20070220227A1 (en) | 2006-03-17 | 2007-09-20 | Emc Corporation | Techniques for managing data within a data storage system utilizing a flash-based memory vault |
US7899780B1 (en) | 2006-03-30 | 2011-03-01 | Emc Corporation | Methods and apparatus for structured partitioning of management information |
US20070294564A1 (en) | 2006-04-27 | 2007-12-20 | Tim Reddin | High availability storage system |
US20070294563A1 (en) | 2006-05-03 | 2007-12-20 | Patrick Glen Bose | Method and system to provide high availability of shared data |
US20140020083A1 (en) | 2006-05-17 | 2014-01-16 | Richard Fetik | Customizable Storage Controller With Integrated F+ Storage Firewall Protection |
US20080005587A1 (en) | 2006-06-30 | 2008-01-03 | Ahlquist Brent M | Accelerating integrity checks of code and data stored in non-volatile memory |
US20080077825A1 (en) | 2006-09-26 | 2008-03-27 | Keith Anthony Bello | Tracking error events relating to data storage drives and/or media of automated data storage library subsystems |
US8620970B2 (en) | 2006-10-03 | 2013-12-31 | Network Appliance, Inc. | Methods and apparatus for changing versions of a filesystem |
US7669029B1 (en) | 2006-11-15 | 2010-02-23 | Network Appliance, Inc. | Load balancing a data storage system |
US8437189B1 (en) | 2006-12-20 | 2013-05-07 | Marvell International Ltd. | Method and apparatus for storing data in a NAND flash memory |
US20080162674A1 (en) | 2006-12-27 | 2008-07-03 | Hewlett-Packard Development Company, L.P. | System and method for hot deployment/redeployment in grid computing environment |
US20080195833A1 (en) | 2007-02-13 | 2008-08-14 | Samsung Electronics Co., Ltd. | Systems, methods and computer program products for operating a data processing system in which a file system's unit of memory allocation is coordinated with a storage system's read/write operation unit |
US20080270678A1 (en) | 2007-04-25 | 2008-10-30 | Cornwell Michael J | Command resequencing in memory operations |
US20080282045A1 (en) | 2007-05-09 | 2008-11-13 | Sudeep Biswas | Garbage collection in storage devices based on flash memories |
US20090077340A1 (en) | 2007-09-14 | 2009-03-19 | Johnson Randy S | Storage area network (san) forecasting in a heterogeneous environment |
US20090100115A1 (en) | 2007-10-12 | 2009-04-16 | Samsung Electronics Co., Ltd. | Methods and Apparatus for File Management Using Partitioned File Metadata |
US8271700B1 (en) | 2007-11-23 | 2012-09-18 | Pmc-Sierra Us, Inc. | Logical address direct memory access with multiple concurrent physical ports and internal switching |
US7743191B1 (en) | 2007-12-20 | 2010-06-22 | Pmc-Sierra, Inc. | On-chip shared memory based device architecture |
US20090198889A1 (en) | 2008-02-05 | 2009-08-06 | Sony Corporation | Recording apparatus, recording method, program for recording method, and storage medium that stores program for recording method |
US8949863B1 (en) | 2008-04-30 | 2015-02-03 | Netapp, Inc. | Creating environmental snapshots of storage device failure events |
US20100052625A1 (en) | 2008-09-04 | 2010-03-04 | International Business Machines Corporation | In Situ Verification of Capacitive Power Support |
US8086585B1 (en) | 2008-09-30 | 2011-12-27 | Emc Corporation | Access control to block storage devices for a shared disk based file system |
US8190816B2 (en) * | 2008-10-17 | 2012-05-29 | Netapp, Inc. | Embedded scale-out aggregator for storage array controllers |
US20140215590A1 (en) | 2008-12-22 | 2014-07-31 | Ctera Networks, Ltd. | Multi-tenant cloud storage system |
US8762642B2 (en) | 2009-01-30 | 2014-06-24 | Twinstrata Inc | System and method for secure and reliable multi-cloud data replication |
US20100211723A1 (en) | 2009-02-19 | 2010-08-19 | Tdk Corporation | Memory controller, memory system with memory controller, and method of controlling flash memory |
US9134922B2 (en) | 2009-03-12 | 2015-09-15 | Vmware, Inc. | System and method for allocating datastores for virtual machines |
US20100246266A1 (en) | 2009-03-25 | 2010-09-30 | Samsung Electronics Co., Ltd. | Nonvolatile memory device and related programming method |
US20100257142A1 (en) | 2009-04-03 | 2010-10-07 | Microsoft Corporation | Differential file and system restores from peers and the cloud |
US20100262764A1 (en) | 2009-04-14 | 2010-10-14 | Chao-Yin Liu | Method for accessing storage apparatus and related control circuit |
US20100325345A1 (en) | 2009-06-22 | 2010-12-23 | Hitachi, Ltd. | Method for managing storage system using flash memory, and computer |
US20150026387A1 (en) | 2009-07-22 | 2015-01-22 | Joseph Sheredy | Method and apparatus for selecting a memory block for writing data, based on a predicted frequency of updating the data |
US20120303919A1 (en) | 2009-07-29 | 2012-11-29 | International Business Machines Corporation | Write-erase endurance lifetime of memory storage devices |
US20110072290A1 (en) | 2009-09-24 | 2011-03-24 | Xyratex Technology Limited | Auxiliary power supply, a method of providing power to a data storage system and a back-up power supply charging circuit |
US20110125955A1 (en) | 2009-11-25 | 2011-05-26 | Silicon Motion, Inc. | Flash storage device, data storage system, and data writing method |
US20110131231A1 (en) | 2009-11-30 | 2011-06-02 | International Business Machines Corporation | Method to efficiently locate meta-data structures on a flash-based storage device |
US8387136B2 (en) | 2010-01-05 | 2013-02-26 | Red Hat, Inc. | Role-based access control utilizing token profiles |
US20110167221A1 (en) | 2010-01-06 | 2011-07-07 | Gururaj Pangal | System and method for efficiently creating off-site data volume back-ups |
US20120023144A1 (en) | 2010-07-21 | 2012-01-26 | Seagate Technology Llc | Managing Wear in Flash Memory |
US20120054264A1 (en) | 2010-08-31 | 2012-03-01 | International Business Machines Corporation | Techniques for Migrating Active I/O Connections with Migrating Servers and Clients |
US8566546B1 (en) | 2010-09-27 | 2013-10-22 | Emc Corporation | Techniques for enforcing capacity restrictions of an allocation policy |
US20120079318A1 (en) | 2010-09-28 | 2012-03-29 | John Colgrove | Adaptive raid for an ssd environment |
US20120131253A1 (en) | 2010-11-18 | 2012-05-24 | Mcknight Thomas P | Pcie nvram card based on nvdimm |
US20150121137A1 (en) | 2010-11-18 | 2015-04-30 | Nimble Storage, Inc. | Storage device interface and methods for using same |
US8812860B1 (en) | 2010-12-03 | 2014-08-19 | Symantec Corporation | Systems and methods for protecting data stored on removable storage devices by requiring external user authentication |
US20130227201A1 (en) | 2010-12-13 | 2013-08-29 | Fusion-Io, Inc. | Apparatus, System, and Method for Accessing Auto-Commit Memory |
WO2012087648A2 (en) | 2010-12-22 | 2012-06-28 | Intel Corporation | Method and apparatus to provide a high availability solid state drive |
US8465332B2 (en) | 2011-01-13 | 2013-06-18 | Tyco Electronics Corporation | Contact assembly for an electrical connector |
US8578442B1 (en) | 2011-03-11 | 2013-11-05 | Symantec Corporation | Enforcing consistent enterprise and cloud security profiles |
US20120311000A1 (en) | 2011-06-03 | 2012-12-06 | Apple Inc. | Pre-organization of Data |
US20130007845A1 (en) | 2011-06-30 | 2013-01-03 | International Business Machines Corporation | Authentication and authorization methods for cloud computing security platform |
US8769622B2 (en) | 2011-06-30 | 2014-07-01 | International Business Machines Corporation | Authentication and authorization methods for cloud computing security |
US8751463B1 (en) | 2011-06-30 | 2014-06-10 | Emc Corporation | Capacity forecasting for a deduplicating storage system |
US20130031414A1 (en) | 2011-07-27 | 2013-01-31 | Cleversafe, Inc. | Identifying an error cause within a dispersed storage network |
US8931041B1 (en) | 2011-07-29 | 2015-01-06 | Symantec Corporation | Method and system for visibility and control over access transactions between clouds using resource authorization messages |
US20130036272A1 (en) | 2011-08-02 | 2013-02-07 | Microsoft Corporation | Storage engine node for cloud-based storage |
US8527544B1 (en) | 2011-08-11 | 2013-09-03 | Pure Storage Inc. | Garbage collection in a storage system |
US8832216B2 (en) * | 2011-08-31 | 2014-09-09 | Oracle International Corporation | Method and system for conditional remote direct memory access write |
US20130071087A1 (en) | 2011-09-15 | 2013-03-21 | Google Inc. | Video management system |
US8909854B2 (en) | 2011-09-16 | 2014-12-09 | Kabushiki Kaisha Toshiba | Memory device with specified write data size |
US9405725B2 (en) * | 2011-09-29 | 2016-08-02 | Intel Corporation | Writing message to controller memory space |
US20150089569A1 (en) | 2011-09-29 | 2015-03-26 | Oracle International Corporation | Bundled authorization requests |
US20140258526A1 (en) | 2011-10-24 | 2014-09-11 | Schneider Electric Industries Sas | Systems and methods of remote communication |
WO2013071087A1 (en) | 2011-11-09 | 2013-05-16 | Unisys Corporation | Single sign on for cloud |
US20130311434A1 (en) | 2011-11-17 | 2013-11-21 | Marc T. Jones | Method, apparatus and system for data deduplication |
US20130145447A1 (en) | 2011-12-01 | 2013-06-06 | Dashlane SAS | Cloud-based data backup and sync with secure local storage of access keys |
US20130219164A1 (en) | 2011-12-29 | 2013-08-22 | Imation Corp. | Cloud-based hardware security modules |
US8800009B1 (en) | 2011-12-30 | 2014-08-05 | Google Inc. | Virtual machine service access |
US8613066B1 (en) | 2011-12-30 | 2013-12-17 | Amazon Technologies, Inc. | Techniques for user authentication |
US20130191555A1 (en) | 2012-01-19 | 2013-07-25 | Peter Chi-Hsiung Liu | Intelligent storage controller |
US20130198459A1 (en) | 2012-01-27 | 2013-08-01 | Fusion-Io, Inc. | Systems and methods for a de-duplication cache |
US20130205173A1 (en) | 2012-02-03 | 2013-08-08 | Fujitsu Limited | Storage device, and storage device control method |
US20130290607A1 (en) | 2012-04-30 | 2013-10-31 | Jichuan Chang | Storing cache metadata separately from integrated circuit containing cache controller |
US20130318297A1 (en) | 2012-05-24 | 2013-11-28 | Netapp, Inc. | Network storage systems having clustered raids for improved redundancy and load balancing |
US20130332614A1 (en) | 2012-06-12 | 2013-12-12 | Centurylink Intellectual Property Llc | High Performance Cloud Storage |
US20140282983A1 (en) | 2012-07-02 | 2014-09-18 | Sk Planet Co., Ltd. | Single certificate service system and operational method thereof |
US20140074850A1 (en) | 2012-09-07 | 2014-03-13 | Splunk Inc. | Visualization of data from clusters |
US20140082715A1 (en) | 2012-09-19 | 2014-03-20 | Secureauth Corporation | Mobile multifactor single-sign-on authentication |
US20140086146A1 (en) | 2012-09-25 | 2014-03-27 | Empire Technology Development Llc | Limiting data usage of a device connected to the internet via tethering |
US20140090009A1 (en) | 2012-09-27 | 2014-03-27 | Hong Li | Secure data container for web applications |
US8990905B1 (en) | 2012-09-28 | 2015-03-24 | Emc Corporation | Protected resource access control utilizing intermediate values of a hash chain |
US20140096220A1 (en) | 2012-09-28 | 2014-04-03 | Juan Marcelo Da Cruz Pinto | Device, method, and system for augmented reality security |
US8850546B1 (en) | 2012-09-30 | 2014-09-30 | Emc Corporation | Privacy-preserving user attribute release and session management |
US20140101434A1 (en) | 2012-10-04 | 2014-04-10 | Msi Security, Ltd. | Cloud-based file distribution and management using real identity authentication |
US9209973B2 (en) | 2012-11-20 | 2015-12-08 | Google Inc. | Delegate authorization in cloud-based storage system |
US20140164774A1 (en) | 2012-12-12 | 2014-06-12 | Citrix Systems, Inc. | Encryption-Based Data Access Management |
US20140173232A1 (en) | 2012-12-17 | 2014-06-19 | International Business Machines Corporation | Method and Apparatus for Automated Migration of Data Among Storage Centers |
US20140195636A1 (en) | 2013-01-04 | 2014-07-10 | International Business Machines Corporation | Cloud Based Data Migration and Replication |
WO2014110137A1 (en) | 2013-01-10 | 2014-07-17 | Pure Storage, Inc. | Performing copies in a storage system |
US20140201512A1 (en) | 2013-01-14 | 2014-07-17 | Lenovo (Singapore) Pte. Ltd. | Data storage for remote environment |
US20140201541A1 (en) | 2013-01-14 | 2014-07-17 | Accenture Global Services Limited | Secure online distributed data storage services |
US20140208155A1 (en) | 2013-01-24 | 2014-07-24 | Hewlett-Packard Development Company, L.P. | Rebuilding drive data |
US20140229654A1 (en) | 2013-02-08 | 2014-08-14 | Seagate Technology Llc | Garbage Collection with Demotion of Valid Data to a Lower Memory Tier |
US20140230017A1 (en) | 2013-02-12 | 2014-08-14 | Appsense Limited | Programmable security token |
US20140285917A1 (en) | 2013-03-20 | 2014-09-25 | International Business Machines Corporation | Write avoidance areas around bad blocks on a hard disk drive platter |
US20140325262A1 (en) | 2013-04-25 | 2014-10-30 | International Business Machines Corporation | Controlling data storage in an array of storage devices |
US20140351627A1 (en) | 2013-05-21 | 2014-11-27 | International Business Machines Corporation | Storage device with error recovery indication |
US20140373104A1 (en) | 2013-06-12 | 2014-12-18 | Ajit Gaddam | Data sensitivity based authentication and authorization |
US9124569B2 (en) | 2013-06-14 | 2015-09-01 | Microsoft Technology Licensing, Llc | User authentication in a cloud environment |
US20140373126A1 (en) | 2013-06-14 | 2014-12-18 | Microsoft Corporation | User authentication in a cloud environment |
US8898346B1 (en) | 2013-06-20 | 2014-11-25 | Qlogic, Corporation | Method and system for configuring network devices |
US8984602B1 (en) | 2013-06-28 | 2015-03-17 | Emc Corporation | Protected resource access control utilizing credentials based on message authentication codes and hash chain values |
US20150074463A1 (en) | 2013-09-11 | 2015-03-12 | Dell Products, Lp | SAN Performance Analysis Tool |
US20150095515A1 (en) | 2013-09-27 | 2015-04-02 | Ramamurthy Krithivas | Determination of a suitable target for an initiator by a control plane processor |
US20150113203A1 (en) | 2013-10-18 | 2015-04-23 | Sandisk Enterprise Ip Llc | Device and Method for Managing Die Groups |
US20150134920A1 (en) | 2013-11-11 | 2015-05-14 | International Business Machines Corporation | Load Balancing Logical Units in an Active/Passive Storage System |
US20150149822A1 (en) | 2013-11-26 | 2015-05-28 | International Business Machines Corporation | Event handling in storage area networks |
US20150193169A1 (en) | 2014-01-08 | 2015-07-09 | Netapp, Inc. | Global in-line extent-based deduplication |
US9250823B1 (en) | 2014-05-20 | 2016-02-02 | Emc Corporation | Online replacement of physical storage in a virtual storage system |
US20150378888A1 (en) | 2014-06-27 | 2015-12-31 | Huawei Technologies Co.,Ltd. | Controller, flash memory apparatus, and method for writing data into flash memory apparatus |
WO2016015008A1 (en) | 2014-07-24 | 2016-01-28 | Genesys Telecommunications Laboratories, Inc. | Media channel management apparatus for network communications sessions |
US20160098323A1 (en) | 2014-10-03 | 2016-04-07 | Commvault Systems, Inc. | Intelligent protection of off-line mail data |
US20160352834A1 (en) | 2015-05-26 | 2016-12-01 | Pure Storage, Inc. | Locally providing cloud storage array services |
WO2016190938A1 (en) | 2015-05-26 | 2016-12-01 | Pure Storage, Inc. | Locally providing cloud storage array services |
US20160352830A1 (en) | 2015-05-26 | 2016-12-01 | Pure Storage, Inc. | Locally providing cloud storage array services |
WO2016195961A1 (en) | 2015-05-29 | 2016-12-08 | Pure Storage, Inc. | Buffering data to be written to an array of non-volatile storage devices |
US20160350009A1 (en) | 2015-05-29 | 2016-12-01 | Pure Storage, Inc. | Buffering data to be written to an array of non-volatile storage devices |
US20160352720A1 (en) | 2015-05-29 | 2016-12-01 | Pure Storage, Inc. | Managing a storage array using client-side services |
US9444822B1 (en) | 2015-05-29 | 2016-09-13 | Pure Storage, Inc. | Storage array access control from cloud-based user authorization and authentication |
US9300660B1 (en) | 2015-05-29 | 2016-03-29 | Pure Storage, Inc. | Providing authorization and authentication in a cloud for a user of a storage array |
WO2016195759A1 (en) | 2015-05-29 | 2016-12-08 | Pure Storage, Inc. | Providing authorization and authentication in a cloud for a user of a storage array |
WO2016195958A1 (en) | 2015-05-29 | 2016-12-08 | Pure Storage, Inc. | Managing a storage array using client-side services |
US20170039150A1 (en) * | 2015-08-03 | 2017-02-09 | Pure Storage, Inc. | Emulating a remote direct memory access ('rdma') link between controllers in a storage array |
US9507532B1 (en) | 2016-05-20 | 2016-11-29 | Pure Storage, Inc. | Migrating data in a storage array that includes a plurality of storage devices and a plurality of write buffer devices |
Non-Patent Citations (38)
Title |
---|
Bellamy-McIntyre et al., OpenID and the Enterprise: A Model-based Analysis of Single Sign-On Authentication, 15th IEEE International Enterprise Distributed Object Computing Conference (EDOC), Aug. 29, 2011, pp. 129-138, IEEE Computer Society, USA, DOI: 10.1109/EDOC.2011.26, ISBN: 978-1-4577-0362-1. |
ETSI, Network Function Virtualisation (NFV); Resiliency Requirements, ETSI GS NFCV-REL 001, V1.1.1, Jan. 2015, 82 pages, etsi.org (online), URL: www.etsi.org/deliver/etsi-gs/NFV-REL/001-099/001/01.01.01-60/gs-NFV-REL001v010101p.pdf. |
ETSI, Network Function Virtualisation (NFV); Resiliency Requirements, ETSI GS NFCV-REL 001, V1.1.1, Jan. 2015, 82 pages, etsi.org (online), URL: www.etsi.org/deliver/etsi—gs/NFV-REL/001—099/001/01.01.01—60/gs—NFV-REL001v010101p.pdf. |
Faith, dictzip file format, GitHub.com (online), accessed Jul. 28, 2015, 1 page, URL: github.com/fidlej/idzip. |
Google Search of "storage array define" performed by the Examiner on Nov. 4, 2015 for U.S. Appl. No. 14/725,278, Results limited to entries dated before 2012, 1 page. |
Hota et al., Capability-based Cryptographic Data Access Control in Cloud Computing, International Journal of Advanced Networking and Applications, col. 1, Issue 1, Aug. 2011, 10 pages, Eswar Publications, India. |
Hu et al., Container Marking: Combining Data Placement, Garbage Collection and Wear Levelling for Flash, 19th Annual IEEE International Symposium on Modelling, Analysis, and Simulation of Computer and Telecommunications Systems, Jul. 25-27, 2011, 11 pages, ISBN: 978-0-7695-4430-4, DOI: 10.1109/MASCOTS.2011.50. |
International Search Report and Written Opinion, PCT/US2016/015006, dated Jul. 18, 2016, 12 pages. |
International Search Report and Written Opinion, PCT/US2016/015008, dated May 4, 2016, 12 pages. |
International Search Report and Written Opinion, PCT/US2016/016333, dated Jun. 8, 2016, 12 pages. |
International Search Report and Written Opinion, PCT/US2016/020410, dated Jul. 8, 2016, 12 pages. |
International Search Report and Written Opinion, PCT/US2016/032052, dated Aug. 30, 2016, 17 pages. |
International Search Report and Written Opinion, PCT/US2016/032084, dated Jul. 18, 2016, 12 pages. |
International Search Report and Written Opinion, PCT/US2016/035492, dated Aug. 17, 2016, 10 pages. |
International Search Report and Written Opinion, PCT/US2016/036693, dated Aug. 29, 2016, 10 pages. |
International Search Report and Written Opinion, PCT/US2016/038758, dated Oct. 7, 2016, 10 pages. |
International Search Report and Written Opinion, PCT/US2016/040393, dated Sep. 22, 2016, 10 pages. |
International Search Report and Written Opinion, PCT/US2016/044020, dated Sep. 30, 2016, 11 pages. |
International Search Report and Written Opinion, PCT/US2016/044874, dated Oct. 7, 2016, 11 pages. |
International Search Report and Written Opinion, PCT/US2016/044875, dated Oct. 5, 2016, 13 pages. |
International Search Report and Written Opinion, PCT/US2016/044876, dated Oct. 21, 2016, 12 pages. |
International Search Report and Written Opinion, PCT/US2016/044877, dated Sep. 29, 2016, 13 pages. |
Kong, Using PCI Express as the Primary System Interconnect in Multiroot Compute, Storage, Communications and Embedded Systems, White Paper, IDT.com (online), Aug. 28, 2008, 12 pages, URL: www.idt.com/document/whp/idt-pcie-multi-root-white-paper. |
Li et al., Access Control for the Services Oriented Architecture, Proceedings of the 2007 ACM Workshop on Secure Web Services (SWS '07), Nov. 2007, pp. 9-17, ACM New York, NY. |
Microsoft, Hybrid for SharePoint Server 2013-Security Reference Architecture, Microsoft (online), Oct. 2014, 53 pages, URL: hybrid.office.com/img/Security-Reference-Architecture.pdf. |
Microsoft, Hybrid for SharePoint Server 2013—Security Reference Architecture, Microsoft (online), Oct. 2014, 53 pages, URL: hybrid.office.com/img/Security—Reference—Architecture.pdf. |
Microsoft, Hybrid Identity Management, Microsoft (online), Apr. 2014, 17 pages, URL: download.microsoft.com/download/E/A/E/EAE57CD1-A80B-423C-96BB-142FAAC630B9/Hybrid-Identity-Datasheet.pdf. |
Microsoft, Hybrid Identity Management, Microsoft (online), Apr. 2014, 17 pages, URL: download.microsoft.com/download/E/A/E/EAE57CD1-A80B-423C-96BB-142FAAC630B9/Hybrid—Identity—Datasheet.pdf. |
Microsoft, Hybrid Identity, Microsoft (online), Apr. 2014, 36 pages, URL: www.aka.ms/HybridIdentityWp. |
Paul Sweere, Creating Storage Class Persistent Memory with NVDIMM, Published in Aug. 2013, Flash Memory Summit 2013, <http://ww.flashmemorysummit.com/English/Collaterals/Proceedings/2013/20130814-T2-Sweere.pdf>, 22 pages. |
Paul Sweere, Creating Storage Class Persistent Memory with NVDIMM, Published in Aug. 2013, Flash Memory Summit 2013, <http://ww.flashmemorysummit.com/English/Collaterals/Proceedings/2013/20130814—T2—Sweere.pdf>, 22 pages. |
PCMAG, Storage Array Definition, Published May 10, 2013. <http://web.archive.org/web/20130510121646/http://www.pcmag.com/encyclopedia/term/52091/storage-array>, 2 pages. |
Storer et al., Secure Data Deduplication, Proceedings of the 4th ACM International Workshop on Storage Security and Survivability (StorageSS'08), Oct. 2008, 10 pages, ACM New York, NY. USA, DOI: 10.1145/1456469.1456471. |
Techopedia, What is a disk array, techopedia.com (online), Jan. 13, 2012, 1 page, URL: web.archive.org/web/20120113053358/http://www.techopedia.com/definition/1009/disk-array. |
Webopedia, What is a disk array, webopedia.com (online), May 26, 2011, 2 pages, URL: web/archive.org/web/20110526081214/http://www.webopedia.com/TERM/D/disk-array.html. |
Webopedia, What is a disk array, webopedia.com (online), May 26, 2011, 2 pages, URL: web/archive.org/web/20110526081214/http://www.webopedia.com/TERM/D/disk—array.html. |
Wikipedia, Convergent Encryption, Wikipedia.org (online), accessed Sep. 8, 2015, 2 pages, URL: en.wikipedia.org/wiki/Convergent-encryption. |
Wikipedia, Convergent Encryption, Wikipedia.org (online), accessed Sep. 8, 2015, 2 pages, URL: en.wikipedia.org/wiki/Convergent—encryption. |
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10540307B1 (en) | 2015-08-03 | 2020-01-21 | Pure Storage, Inc. | Providing an active/active front end by coupled controllers in a storage system |
US20220050797A1 (en) * | 2015-08-03 | 2022-02-17 | Pure Storage, Inc. | Multi-Channel Communications Between Controllers In A Storage System |
US11681640B2 (en) * | 2015-08-03 | 2023-06-20 | Pure Storage, Inc. | Multi-channel communications between controllers in a storage system |
US11677687B2 (en) | 2018-05-21 | 2023-06-13 | Pure Storage, Inc. | Switching between fault response models in a storage system |
US11757795B2 (en) | 2018-05-21 | 2023-09-12 | Pure Storage, Inc. | Resolving mediator unavailability |
Also Published As
Publication number | Publication date |
---|---|
US20230325331A1 (en) | 2023-10-12 |
US11681640B2 (en) | 2023-06-20 |
US20170039150A1 (en) | 2017-02-09 |
US10540307B1 (en) | 2020-01-21 |
US20220050797A1 (en) | 2022-02-17 |
WO2017023612A1 (en) | 2017-02-09 |
US9892071B2 (en) | 2018-02-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10540307B1 (en) | Providing an active/active front end by coupled controllers in a storage system | |
CN108292196B (en) | Data writing method, device and computer readable storage medium | |
US9195603B2 (en) | Storage caching | |
EP1934760B1 (en) | Parallel processing of frame based data transfers | |
US11841984B1 (en) | Encrypting data with a unique key | |
US10353777B2 (en) | Ensuring crash-safe forward progress of a system configuration update | |
US11868625B2 (en) | Alert tracking in storage | |
KR20200008483A (en) | METHOD OF ACCESSING A DUAL LINE SSD DEVICE THROUGH PCIe EP AND NETWORK INTERFACE SIMULTANEOUSLY | |
US10296236B2 (en) | Offloading device management responsibilities from a storage device in an array of storage devices | |
US11836357B2 (en) | Memory aligned copy operation execution | |
US20210255794A1 (en) | Optimizing Data Write Size Using Storage Device Geometry | |
US10310740B2 (en) | Aligning memory access operations to a geometry of a storage device | |
EP4224323A1 (en) | Aligning memory access operations to a geometry of a storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PURE STORAGE, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DREIER, ROLAND;LIU, YAN;MANN, SANDEEP;REEL/FRAME:043522/0228 Effective date: 20150803 |
|
FEPP | Fee payment procedure |
Free format text: ENTITY STATUS SET TO UNDISCOUNTED (ORIGINAL EVENT CODE: BIG.) |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |