US9672909B2 - Memory cell retention enhancement through erase state modification - Google Patents

Memory cell retention enhancement through erase state modification Download PDF

Info

Publication number
US9672909B2
US9672909B2 US14/554,383 US201414554383A US9672909B2 US 9672909 B2 US9672909 B2 US 9672909B2 US 201414554383 A US201414554383 A US 201414554383A US 9672909 B2 US9672909 B2 US 9672909B2
Authority
US
United States
Prior art keywords
resistance
memory cell
state
quasi
erased
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/554,383
Other versions
US20150310915A1 (en
Inventor
Jim Walls
Santosh Murali
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Microchip Technology Inc
Original Assignee
Microchip Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Microchip Technology Inc filed Critical Microchip Technology Inc
Priority to US14/554,383 priority Critical patent/US9672909B2/en
Assigned to MICROCHIP TECHNOLOGY INCORPORATED reassignment MICROCHIP TECHNOLOGY INCORPORATED ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MURALI, SANTOSH, WALLS, JIM
Priority to TW104113760A priority patent/TWI663598B/en
Priority to CN201580012463.2A priority patent/CN106104695B/en
Priority to EP15724408.8A priority patent/EP3138102B1/en
Priority to KR1020167022563A priority patent/KR20160146657A/en
Priority to PCT/US2015/028261 priority patent/WO2015168267A1/en
Publication of US20150310915A1 publication Critical patent/US20150310915A1/en
Assigned to JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT reassignment JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: MICROCHIP TECHNOLOGY INCORPORATED
Publication of US9672909B2 publication Critical patent/US9672909B2/en
Application granted granted Critical
Assigned to JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT reassignment JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT reassignment WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT reassignment JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INC., MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to MICROSEMI CORPORATION, SILICON STORAGE TECHNOLOGY, INC., ATMEL CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., MICROCHIP TECHNOLOGY INC. reassignment MICROSEMI CORPORATION RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT
Assigned to WELLS FARGO BANK, NATIONAL ASSOCIATION reassignment WELLS FARGO BANK, NATIONAL ASSOCIATION SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INC., MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT reassignment WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT reassignment WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT SECURITY INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: ATMEL CORPORATION, MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC.
Assigned to MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, SILICON STORAGE TECHNOLOGY, INC., MICROSEMI STORAGE SOLUTIONS, INC., ATMEL CORPORATION reassignment MICROCHIP TECHNOLOGY INCORPORATED RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Assigned to MICROCHIP TECHNOLOGY INCORPORATED reassignment MICROCHIP TECHNOLOGY INCORPORATED RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT
Assigned to MICROCHIP TECHNOLOGY INCORPORATED, ATMEL CORPORATION, SILICON STORAGE TECHNOLOGY, INC., MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC. reassignment MICROCHIP TECHNOLOGY INCORPORATED RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Assigned to MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, ATMEL CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC., SILICON STORAGE TECHNOLOGY, INC. reassignment MICROCHIP TECHNOLOGY INCORPORATED RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Assigned to MICROCHIP TECHNOLOGY INCORPORATED, ATMEL CORPORATION, SILICON STORAGE TECHNOLOGY, INC., MICROSEMI CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC. reassignment MICROCHIP TECHNOLOGY INCORPORATED RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Assigned to SILICON STORAGE TECHNOLOGY, INC., MICROCHIP TECHNOLOGY INCORPORATED, MICROSEMI CORPORATION, ATMEL CORPORATION, MICROSEMI STORAGE SOLUTIONS, INC. reassignment SILICON STORAGE TECHNOLOGY, INC. RELEASE BY SECURED PARTY (SEE DOCUMENT FOR DETAILS). Assignors: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements comprising metal oxide memory material, e.g. perovskites
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0009—RRAM elements whose operation depends upon chemical change
    • G11C13/0011—RRAM elements whose operation depends upon chemical change comprising conductive bridging RAM [CBRAM] or programming metallization cells [PMCs]
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0097—Erasing, e.g. resetting, circuits or methods
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/04—Arrangements for writing information into, or reading information out from, a digital store with means for avoiding disturbances due to temperature effects
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0035—Evaluating degradation, retention or wearout, e.g. by counting writing cycles
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00
    • G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00, or G11C25/00 using resistive RAM [RRAM] elements
    • G11C13/0021—Auxiliary circuits
    • G11C13/0069—Writing or programming circuits or methods
    • G11C2013/0083—Write to perform initialising, forming process, electro forming or conditioning

Definitions

  • the present disclosure relates to resistive memory cells, e.g., resistive random-access memory (ReRAM) cells, conductive-bridging RAM (CBRAM) cells, and similar memory cells, and in particular, to systems and methods for providing a consistent, controllable, and enduring erased state in such cells.
  • resistive memory cells e.g., resistive random-access memory (ReRAM) cells, conductive-bridging RAM (CBRAM) cells, and similar memory cells, and in particular, to systems and methods for providing a consistent, controllable, and enduring erased state in such cells.
  • ReRAM resistive random-access memory
  • CBRAM conductive-bridging RAM
  • the present disclosure discusses the inventive concept of, rather than trying to erase the bit to its highest resistance state, programming the bit to a higher “quasi erased” level (from the erased state), which provides superior high-temperature (erased-state) data retention characteristics, as compared with the typical technique of erasing the bit to its highest resistance state. In some implementations this may affect erase margin and/or operating window, but the advantage will be a more stable pair of states over both time (endurance) and temperature.
  • Embodiments of the invention include a new or modified programming/erase algorithm, and memory architecture to facilitate an “erase-before-shallow-program” methodology for the “quasi erased” operation.
  • the invention is based in part on the unexpected recent findings that the endurance and retention of a bit's resistance state are independent of how the specific bit resistance was arrived at (either by programming or erasing). This was revealed, for example, in an IEDM paper “Conductive-bridge memory (CBRAM) with excellent high-temperature retention,” J. R. Jameson, et al, IEDM, published in December 2013.
  • CBRAM Conductive-bridge memory
  • Some embodiments provide a method of controlling a resistive memory cell.
  • a resistance threshold value is defined for the memory cell, wherein the memory cell is identified by a circuit as erased if a detected resistance of the cell is above the resistance threshold value and identified by the circuit as programmed if the detected resistance of the cell is below the resistance threshold value.
  • a filament is formed across an electrolyte switching region of the resistive memory cell by applying an electrical charge, wherein the memory cell having the formed filament has a first resistance.
  • the memory cell is then erased to an erased state having a second resistance greater than the first resistance.
  • the memory cell is then programmed to a quasi-erased state having a third resistance between the first and second resistances, and above the resistance threshold value such that the memory cell is identified by the circuit as erased.
  • the cell may then be maintained in the quasi-erased state.
  • the resistive memory cell may be a conductive-bridging RAM (CBRAM) cell or a resistive random-access memory (ReRAM) cell, for example.
  • CBRAM conductive-bridging RAM
  • ReRAM resistive random-access memory
  • the method may also include programming the memory cell to a programmed state having a fourth resistance below the resistance threshold value such that the memory cell is identified by the circuit as programmed.
  • the third resistance corresponding to the quasi-erased state is at least 3 times, at least 5 times, or at least 10 times, the fourth resistance corresponding to the programmed state.
  • the third resistance corresponding to the quasi-erased state is between 50 k ⁇ and 200 k ⁇ , for example, about 100 k ⁇ .
  • a system for managing a resistive memory cell including (a) a circuit configured to determine the status of the resistive memory cell, (b) electronics storing a resistance threshold value for the memory cell, wherein the memory cell is identified by the circuit as erased if a detected resistance of the cell is above the resistance threshold value and identified by the circuit as programmed if the detected resistance of the cell is below the resistance threshold value, and (c) control electronics configured to (i) form a filament across an electrolyte switching region of the resistive memory cell by applying an electrical charge, wherein the memory cell having the formed filament has a first resistance, (ii) erase the memory cell to an erased state having a second resistance greater than the first resistance, and (iii) program the memory cell to a quasi-erased state having a third resistance between the first and second resistances, and above the resistance threshold value such that the memory cell is identified by the circuit as erased. The cell may then be maintained in the quasi-erased state.
  • FIG. 1 shows an example circuit including a resistive memory cell 12 (e.g., a CBRAM or ReRAM cell), according to one embodiment;
  • a resistive memory cell 12 e.g., a CBRAM or ReRAM cell
  • FIGS. 2A-2F show an example method for forming and programming a resistive memory cell (e.g., CBRAM or ReRAM cell), according to one embodiment
  • FIG. 3 shows the change in cell resistance for a conventional programming process followed by a two-step erase process according to an embodiment of the invention
  • FIG. 4 indicates an illustrative chart showing time-dependent behavior of a resistive memory cell, e.g., at elevated temperature, according to one embodiment.
  • FIG. 5 illustrates an example process flow showing the respective resistances for various states of the disclosed memory cell, according to an example embodiment.
  • FIG. 1 shows an example circuit 10 including a resistive memory cell 12 (e.g., a CBRAM or ReRAM cell) that may be formed and programmed as disclosed herein, according to one embodiment.
  • Circuit 10 includes a memory 14 storing a resistance threshold value 16 for the memory cell 12 , and control electronics 20 configured to (a) determine the status of the resistive memory cell 12 (e.g., programmed or erased) by detecting the resistance of the cell and comparing to the stored resistance threshold value 16 , and (b) control the status (e.g., program and erase) of the memory cell 12 .
  • Various functions of circuit 10 are discussed below.
  • FIGS. 2A-2F show an example method for forming and programming a resistive memory cell 12 (e.g., CBRAM or ReRAM cell), according to one embodiment.
  • a “virgin” resistive memory cell 12 is provided, i.e., a memory cell in which a conductive filament not yet been formed.
  • a virgin memory cell 12 may be a newly manufactured cell.
  • the virgin memory cell 12 typically has a very high resistance, e.g., in the giga-ohm (G ⁇ ) range, e.g., 1 G ⁇ -100 G ⁇ as shown in FIG. 2A .
  • the memory cell 12 may include a top (active) electrode 42 and a bottom (passive) electrode 44 separated by a solid electrolyte switching region 40 .
  • a top contact 46 may be conductively coupled to the top electrode 42 .
  • the cell may then be “formed” by forming a conductive filament 50 across the electrolyte switching region 20 by applying an electrical charge, or “stress,” to the cell 12 , as indicated by the progression shown in FIGS. 2B-2D .
  • the memory cell with the fully formed conductive filament 50 as shown in FIG. 2D has a low resistance, e.g., in the kilo-ohm (k ⁇ ) range, e.g., 10 k ⁇ -20 k ⁇ .
  • Cell 12 may then be erased to an “erased” state by applying appropriate electrical charges, which shrinks the conductive filament 50 , thereby increasing the resistance of the cell 12 , as shown in FIG. 2E .
  • the erased cell 12 may have a resistance in the mega-ohm (M ⁇ ) range, e.g., 0.5 M ⁇ -100 M ⁇ , as shown in FIG. 2E , which is substantially less than the resistance of the virgin memory cell.
  • M ⁇ mega-ohm
  • a control circuit may then program cell 12 to either (a) to a typical “programmed” state, as shown in FIG. 2F (a), or (b) to a “quasi-erased” state, as shown in FIG. 2F (b).
  • the control circuit 20 may store a preset resistance threshold value 16 for the memory cell, and may detect the resistance of the cell 10 and identify the cell as “erased” (0 value) if the detected resistance is above the resistance threshold value and identify the cell as “programmed” (1 value) if the detected resistance is below the resistance threshold value.
  • control circuit 20 may selectively place the cell (a) in a programmed state by programming cell 10 to a predefined “programmed state” resistance below the resistance threshold value (by applying appropriate charges that grow the conductive filament 50 to define the predefined “programmed state” resistance) or (b) in a quasi-erased state by programming cell 10 to a predefined “quasi-erased state” resistance above the resistance threshold value (by applying appropriate charges that grow the conductive filament 50 to define the predefined “quasi-erased state” resistance).
  • FIG. 2F (a) shows the memory cell 12 programmed to the programmed state, in which cell 12 is programmed to a predefined “programmed state” resistance below the resistance threshold value 16 .
  • the “programmed state” resistance is about 10 k ⁇ .
  • FIG. 2F (b) shows the cell 12 programmed to the quasi-erased state, in which cell 12 is erased to a predefined “quasi-erased state” resistance above the resistance threshold value. In the illustrated example, the “quasi-erased state” resistance is about 100 k ⁇ .
  • the resistance threshold value 16 , the predefined “programmed state” resistance, and the predefined “quasi-erased state” resistance may have any suitable values, which may be static or modified over time, either automatically or by user input via any suitable user interface.
  • the predefined “quasi-erased state” resistance is at least 3 times the predefined “programmed state” resistance. In some embodiments, the predefined “quasi-erased state” resistance is at least 5 times the predefined “programmed state” resistance. In particular embodiments, the predefined “quasi-erased state” resistance is at least 10 times the predefined “programmed state” resistance.
  • the predefined “quasi-erased state” resistance is between 50 k ⁇ and 200 k ⁇ , e.g., 100 k ⁇ or about 100 k ⁇ , while the predefined “programmed state” resistance is between 1 k ⁇ and 20 k ⁇ , e.g., 10 k ⁇ or about 10 k ⁇ .
  • the resistance threshold value may be any value between the predefined “quasi-erased state” resistance and the predefined “programmed state” resistance, e.g., between 10 k ⁇ and 100 k ⁇ , or between 30 k ⁇ and 80 k ⁇ .
  • the resistance threshold value may be 50 k ⁇ or about 50 k ⁇
  • the “quasi-erased state” resistance may be 100 k ⁇ or about 100 k ⁇
  • the “programmed state” resistance may be 10 k ⁇ or about 10 k ⁇ .
  • the resistance threshold value may be centered between the “quasi-erased state” resistance and the “programmed state” resistance, or may be biased toward one of the two values.
  • the qualifier “about” means plus or minus 10%.
  • the control circuit 20 may selectively switch the state of the memory cell 12 between the programmed state and quasi-erased state, based on various desired operations of a circuit incorporating cell 12 .
  • each instance of placing cell 12 into the quasi-erased state involves a two-step process of erasing the cell (e.g., as shown in FIG. 2E ) and then programming the cell into the quasi-erased state (e.g., as shown in FIG. 2F (b)).
  • FIG. 3 shows the change in cell resistance for a typical programming process (left oval labelled “Pr”) followed by a two-step erase process (right oval labelled “Er”).
  • the two-step erase process may involve erasing the cell to increase the cell resistance, e.g., the M ⁇ range, and then programming the cell into the quasi-erased state to a relatively high resistance (as compared to the programmed state), e.g., the 100 k ⁇ range.
  • FIG. 3 also shows test data for long-term retention at 200° C. for various resistance values obtained via the disclosed programming operations, including data showing long-term effects after an erase operation (indicated by triangles) and data showing long-term effects after a write operation (indicated by circles).
  • the resistance of the cell is substantially stable over very long periods at 200° C. for all resistance values within the “programmed” range, regardless of whether the resistance is reached by writing or erasing.
  • FIG. 4 indicates an illustrative chart showing time-dependent behavior of a resistive memory cell, e.g., at elevated temperature.
  • the resistance of a cell maintained at a high-resistance erase state degrades rapidly after some time, which may lead to automatic (and unwanted) filament formation across the cell electrolyte.
  • lower resistance cell operation is much more stable over time, and may actually increase gradually over time.

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Materials Engineering (AREA)
  • Semiconductor Memories (AREA)
  • Read Only Memory (AREA)

Abstract

A method of controlling a resistive memory cell is provided. A resistance threshold value is defined for the memory cell, wherein a circuit identifies the cell as erased if a detected resistance of the cell is above the resistance threshold and identifies the cell as programmed if the detected resistance is below the resistance threshold value. A filament is formed across an electrolyte switching region of the cell by applying an electrical charge, wherein the cell having the formed filament has a first resistance. The cell is then erased to an erased state having a second resistance greater than the first resistance. The cell is then programmed to a quasi-erased state having a third resistance between the first and second resistances, and above the resistance threshold value such that the cell is identified by the circuit as erased. The cell may then be maintained in the quasi-erased state.

Description

RELATED PATENT APPLICATIONS
This application claims the benefit of U.S. Provisional Application No. 61/985,993 filed on Apr. 29, 2014, which is incorporated herein in its entirety
TECHNICAL FIELD
The present disclosure relates to resistive memory cells, e.g., resistive random-access memory (ReRAM) cells, conductive-bridging RAM (CBRAM) cells, and similar memory cells, and in particular, to systems and methods for providing a consistent, controllable, and enduring erased state in such cells.
BACKGROUND
It has become clear from experimentation that maintaining the high-resistance (erased) state at temperature is often a challenge for CBRAM/ReRAM cells. In contrast, the program state (low resistance) is consistently more stable. Typical gadolinium oxide (GdO) CBRAM memory cells can exhibit good retention (long-term storage for programs) or good endurance (cyclic operation for data manipulation), but often only one or the other, not both. For example, good endurance may be achievable at the expense of high-temperature retention, especially on HRS (erase) side. Typically, an electrical pre-treatment (forming) dictates whether a cell is better for either endurance or retention.
SUMMARY
The present disclosure discusses the inventive concept of, rather than trying to erase the bit to its highest resistance state, programming the bit to a higher “quasi erased” level (from the erased state), which provides superior high-temperature (erased-state) data retention characteristics, as compared with the typical technique of erasing the bit to its highest resistance state. In some implementations this may affect erase margin and/or operating window, but the advantage will be a more stable pair of states over both time (endurance) and temperature. Embodiments of the invention include a new or modified programming/erase algorithm, and memory architecture to facilitate an “erase-before-shallow-program” methodology for the “quasi erased” operation.
The invention is based in part on the unexpected recent findings that the endurance and retention of a bit's resistance state are independent of how the specific bit resistance was arrived at (either by programming or erasing). This was revealed, for example, in an IEDM paper “Conductive-bridge memory (CBRAM) with excellent high-temperature retention,” J. R. Jameson, et al, IEDM, published in December 2013.
Some embodiments provide a method of controlling a resistive memory cell. A resistance threshold value is defined for the memory cell, wherein the memory cell is identified by a circuit as erased if a detected resistance of the cell is above the resistance threshold value and identified by the circuit as programmed if the detected resistance of the cell is below the resistance threshold value. A filament is formed across an electrolyte switching region of the resistive memory cell by applying an electrical charge, wherein the memory cell having the formed filament has a first resistance. The memory cell is then erased to an erased state having a second resistance greater than the first resistance. The memory cell is then programmed to a quasi-erased state having a third resistance between the first and second resistances, and above the resistance threshold value such that the memory cell is identified by the circuit as erased. The cell may then be maintained in the quasi-erased state.
The resistive memory cell may be a conductive-bridging RAM (CBRAM) cell or a resistive random-access memory (ReRAM) cell, for example.
In a further embodiment, the method may also include programming the memory cell to a programmed state having a fourth resistance below the resistance threshold value such that the memory cell is identified by the circuit as programmed. In some embodiments, the third resistance corresponding to the quasi-erased state is at least 3 times, at least 5 times, or at least 10 times, the fourth resistance corresponding to the programmed state. In some embodiments, the third resistance corresponding to the quasi-erased state is between 50 kΩ and 200 kΩ, for example, about 100 kΩ.
Other embodiments provide a system for managing a resistive memory cell, including (a) a circuit configured to determine the status of the resistive memory cell, (b) electronics storing a resistance threshold value for the memory cell, wherein the memory cell is identified by the circuit as erased if a detected resistance of the cell is above the resistance threshold value and identified by the circuit as programmed if the detected resistance of the cell is below the resistance threshold value, and (c) control electronics configured to (i) form a filament across an electrolyte switching region of the resistive memory cell by applying an electrical charge, wherein the memory cell having the formed filament has a first resistance, (ii) erase the memory cell to an erased state having a second resistance greater than the first resistance, and (iii) program the memory cell to a quasi-erased state having a third resistance between the first and second resistances, and above the resistance threshold value such that the memory cell is identified by the circuit as erased. The cell may then be maintained in the quasi-erased state.
BRIEF DESCRIPTION OF THE FIGURES
Example embodiments are discussed below with reference to the drawings, in which:
FIG. 1 shows an example circuit including a resistive memory cell 12 (e.g., a CBRAM or ReRAM cell), according to one embodiment;
FIGS. 2A-2F show an example method for forming and programming a resistive memory cell (e.g., CBRAM or ReRAM cell), according to one embodiment;
FIG. 3 shows the change in cell resistance for a conventional programming process followed by a two-step erase process according to an embodiment of the invention;
FIG. 4 indicates an illustrative chart showing time-dependent behavior of a resistive memory cell, e.g., at elevated temperature, according to one embodiment.
FIG. 5 illustrates an example process flow showing the respective resistances for various states of the disclosed memory cell, according to an example embodiment.
 DETAILED DESCRIPTION
FIG. 1 shows an example circuit 10 including a resistive memory cell 12 (e.g., a CBRAM or ReRAM cell) that may be formed and programmed as disclosed herein, according to one embodiment. Circuit 10 includes a memory 14 storing a resistance threshold value 16 for the memory cell 12, and control electronics 20 configured to (a) determine the status of the resistive memory cell 12 (e.g., programmed or erased) by detecting the resistance of the cell and comparing to the stored resistance threshold value 16, and (b) control the status (e.g., program and erase) of the memory cell 12. Various functions of circuit 10 are discussed below.
FIGS. 2A-2F show an example method for forming and programming a resistive memory cell 12 (e.g., CBRAM or ReRAM cell), according to one embodiment. As shown in FIG. 2A, a “virgin” resistive memory cell 12 is provided, i.e., a memory cell in which a conductive filament not yet been formed. For example, a virgin memory cell 12 may be a newly manufactured cell. The virgin memory cell 12 typically has a very high resistance, e.g., in the giga-ohm (GΩ) range, e.g., 1 GΩ-100 GΩ as shown in FIG. 2A. The memory cell 12 may include a top (active) electrode 42 and a bottom (passive) electrode 44 separated by a solid electrolyte switching region 40. A top contact 46 may be conductively coupled to the top electrode 42.
The cell may then be “formed” by forming a conductive filament 50 across the electrolyte switching region 20 by applying an electrical charge, or “stress,” to the cell 12, as indicated by the progression shown in FIGS. 2B-2D. The memory cell with the fully formed conductive filament 50 as shown in FIG. 2D has a low resistance, e.g., in the kilo-ohm (kΩ) range, e.g., 10 kΩ-20 kΩ.
Cell 12 may then be erased to an “erased” state by applying appropriate electrical charges, which shrinks the conductive filament 50, thereby increasing the resistance of the cell 12, as shown in FIG. 2E. For example, the erased cell 12 may have a resistance in the mega-ohm (MΩ) range, e.g., 0.5 MΩ-100 MΩ, as shown in FIG. 2E, which is substantially less than the resistance of the virgin memory cell.
A control circuit (e.g., control electronics 20 shown in FIG. 1) may then program cell 12 to either (a) to a typical “programmed” state, as shown in FIG. 2F(a), or (b) to a “quasi-erased” state, as shown in FIG. 2F(b). The control circuit 20 may store a preset resistance threshold value 16 for the memory cell, and may detect the resistance of the cell 10 and identify the cell as “erased” (0 value) if the detected resistance is above the resistance threshold value and identify the cell as “programmed” (1 value) if the detected resistance is below the resistance threshold value. Thus, the control circuit 20 may selectively place the cell (a) in a programmed state by programming cell 10 to a predefined “programmed state” resistance below the resistance threshold value (by applying appropriate charges that grow the conductive filament 50 to define the predefined “programmed state” resistance) or (b) in a quasi-erased state by programming cell 10 to a predefined “quasi-erased state” resistance above the resistance threshold value (by applying appropriate charges that grow the conductive filament 50 to define the predefined “quasi-erased state” resistance).
FIG. 2F(a) shows the memory cell 12 programmed to the programmed state, in which cell 12 is programmed to a predefined “programmed state” resistance below the resistance threshold value 16. In the illustrated example, the “programmed state” resistance is about 10 kΩ. FIG. 2F(b) shows the cell 12 programmed to the quasi-erased state, in which cell 12 is erased to a predefined “quasi-erased state” resistance above the resistance threshold value. In the illustrated example, the “quasi-erased state” resistance is about 100 kΩ.
The resistance threshold value 16, the predefined “programmed state” resistance, and the predefined “quasi-erased state” resistance may have any suitable values, which may be static or modified over time, either automatically or by user input via any suitable user interface. In some embodiments, the predefined “quasi-erased state” resistance is at least 3 times the predefined “programmed state” resistance. In some embodiments, the predefined “quasi-erased state” resistance is at least 5 times the predefined “programmed state” resistance. In particular embodiments, the predefined “quasi-erased state” resistance is at least 10 times the predefined “programmed state” resistance.
In some example embodiments, the predefined “quasi-erased state” resistance is between 50 kΩ and 200 kΩ, e.g., 100 kΩ or about 100 kΩ, while the predefined “programmed state” resistance is between 1 kΩ and 20 kΩ, e.g., 10 kΩ or about 10 kΩ. In such example embodiments, the resistance threshold value may be any value between the predefined “quasi-erased state” resistance and the predefined “programmed state” resistance, e.g., between 10 kΩ and 100 kΩ, or between 30 kΩ and 80 kΩ. As one example only, the resistance threshold value may be 50 kΩ or about 50 kΩ, the “quasi-erased state” resistance may be 100 kΩ or about 100 kΩ, and the “programmed state” resistance may be 10 kΩ or about 10 kΩ. The resistance threshold value may be centered between the “quasi-erased state” resistance and the “programmed state” resistance, or may be biased toward one of the two values. As used herein, the qualifier “about” means plus or minus 10%.
The control circuit 20 may selectively switch the state of the memory cell 12 between the programmed state and quasi-erased state, based on various desired operations of a circuit incorporating cell 12. In some embodiments, each instance of placing cell 12 into the quasi-erased state involves a two-step process of erasing the cell (e.g., as shown in FIG. 2E) and then programming the cell into the quasi-erased state (e.g., as shown in FIG. 2F(b)).
FIG. 3 shows the change in cell resistance for a typical programming process (left oval labelled “Pr”) followed by a two-step erase process (right oval labelled “Er”). As discussed above, the two-step erase process may involve erasing the cell to increase the cell resistance, e.g., the MΩ range, and then programming the cell into the quasi-erased state to a relatively high resistance (as compared to the programmed state), e.g., the 100 kΩ range.
FIG. 3 also shows test data for long-term retention at 200° C. for various resistance values obtained via the disclosed programming operations, including data showing long-term effects after an erase operation (indicated by triangles) and data showing long-term effects after a write operation (indicated by circles). As shown, the resistance of the cell is substantially stable over very long periods at 200° C. for all resistance values within the “programmed” range, regardless of whether the resistance is reached by writing or erasing.
FIG. 4 indicates an illustrative chart showing time-dependent behavior of a resistive memory cell, e.g., at elevated temperature. As shown, the resistance of a cell maintained at a high-resistance erase state degrades rapidly after some time, which may lead to automatic (and unwanted) filament formation across the cell electrolyte. In contrast, lower resistance cell operation is much more stable over time, and may actually increase gradually over time.

Claims (17)

What is claimed is:
1. A method of controlling a resistive memory cell having binary values of 0 and 1, comprising:
defining a resistance threshold value for the memory cell, wherein the memory cell is identified by a circuit as erased having a 0 value if a detected resistance of the memory cell is above the resistance threshold value and identified by the circuit as programmed having a 1 value if the detected resistance of the memory cell is below the resistance threshold value;
providing the memory cell in a virgin state with no filament formed therein, the virgin state of the memory cell defining a maximum resistance value of the memory cell;
forming a filament across an electrolyte switching region of the resistive memory cell by applying an electrical charge, wherein the memory cell having the formed filament has a first resistance below the resistance threshold value;
erasing the memory cell by partially shrinking the filament to define an erased state having a 0 value and having a second resistance greater than the first resistance and above the resistance threshold value, but substantially less than the maximum resistance value of the memory cell;
programming the memory cell to a quasi-erased state having a 0 value and having a third resistance between the first and second resistances, and above the resistance threshold value such that the memory cell is identified by the circuit as erased;
maintaining the memory cell in the quasi-erased state until a reprogramming of the memory cell; and
programming the memory cell to a programmed state having a 1 value and having a fourth resistance between the first and third resistances, and below the resistance threshold value such that the memory cell is identified by the circuit as programmed.
2. The method of claim 1, wherein the resistive memory cell comprises a conductive-bridging RAM (CBRAM) cell.
3. The method of claim 1, wherein the resistive memory cell comprises a resistive random-access memory (ReRAM) cell.
4. The method of claim 1, wherein the third resistance corresponding to the quasi-erased state is at least 3 times the fourth resistance corresponding to the programmed state.
5. The method of claim 1, wherein the third resistance corresponding to the quasi-erased state is at least 5 times the fourth resistance corresponding to the programmed state.
6. The method of claim 1, wherein the third resistance corresponding to the quasi-erased state is at least 10 times the fourth resistance corresponding to the programmed state.
7. The method of claim 1, wherein the third resistance corresponding to the quasi-erased state is between 50 kΩ and 200 kΩ.
8. The method of claim 1, wherein the third resistance corresponding to the quasi-erased state is about 100 kΩ.
9. The method of claim 1, wherein the second resistance associated with the erased state of the memory is more than an order of magnitude less than the maximum resistance value of the memory cell.
10. A system for managing a resistive memory cell having binary values of 0 and 1, comprising:
a circuit configured to determine the status of the resistive memory cell;
electronics storing a resistance threshold value for the memory cell, wherein the memory cell is identified by the circuit as erased having a 0 value if a detected resistance of the memory cell is above the resistance threshold value and identified by the circuit as programmed having a 1 value if the detected resistance of the memory cell is below the resistance threshold value; and
control electronics configured to:
form the resistive memory cell from a virgin state of the resistive memory cell having no filament formed therein and having a maximum resistance value of the memory cell, wherein forming the resistive memory cell comprises forming a filament across an electrolyte switching region of the resistive memory cell by applying an electrical charge, wherein the memory cell having the formed filament has a first resistance below the resistance threshold value;
erase the memory cell by partially shrinking the filament to define an erased state having a 0 value and having a second resistance greater than the first resistance and above the resistance threshold value, but substantially less than the maximum resistance value of the memory cell;
program the memory cell to a quasi-erased state having a 0 value and having a third resistance between the first and second resistances, and above the resistance threshold value such that the memory cell is identified by the circuit as erased;
maintain the memory cell in the quasi-erased state until a reprogramming of the memory cell; and
program the memory cell to a programmed state having a 1 value and having a fourth resistance between the first and third resistances, and below the resistance threshold value such that the memory cell is identified by the circuit as programmed.
11. The system of claim 10, wherein the resistive memory cell comprises a conductive-bridging RAM (CBRAM) cell.
12. The system of claim 10, wherein the resistive memory cell comprises a resistive random-access memory (ReRAM) cell.
13. The system of claim 10, wherein the third resistance corresponding to the quasi-erased state is at least 3 times the fourth resistance corresponding to the programmed state.
14. The system of claim 10, wherein the third resistance corresponding to the quasi-erased state is at least 5 times the fourth resistance corresponding to the programmed state.
15. The system of claim 10, wherein the third resistance corresponding to the quasi-erased state is at least 10 times the fourth resistance corresponding to the programmed state.
16. The system of claim 10, wherein the third resistance corresponding to the quasi-erased state is between 50 kΩ and 200 kΩ.
17. The system of claim 10, wherein the third resistance corresponding to the quasi-erased state is about 100 kΩ.
US14/554,383 2014-04-29 2014-11-26 Memory cell retention enhancement through erase state modification Active US9672909B2 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
US14/554,383 US9672909B2 (en) 2014-04-29 2014-11-26 Memory cell retention enhancement through erase state modification
TW104113760A TWI663598B (en) 2014-04-29 2015-04-29 Memory cell retention enhancement through erase state modification
CN201580012463.2A CN106104695B (en) 2014-04-29 2015-04-29 Enhancing is kept by the memory cell that erase status is modified
EP15724408.8A EP3138102B1 (en) 2014-04-29 2015-04-29 Memory cell retention enhancement through erase state modification
KR1020167022563A KR20160146657A (en) 2014-04-29 2015-04-29 Memory cell retention enhancement through erase state modification
PCT/US2015/028261 WO2015168267A1 (en) 2014-04-29 2015-04-29 Memory cell retention enhancement through erase state modifcation

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US201461985993P 2014-04-29 2014-04-29
US14/554,383 US9672909B2 (en) 2014-04-29 2014-11-26 Memory cell retention enhancement through erase state modification

Publications (2)

Publication Number Publication Date
US20150310915A1 US20150310915A1 (en) 2015-10-29
US9672909B2 true US9672909B2 (en) 2017-06-06

Family

ID=54335382

Family Applications (1)

Application Number Title Priority Date Filing Date
US14/554,383 Active US9672909B2 (en) 2014-04-29 2014-11-26 Memory cell retention enhancement through erase state modification

Country Status (6)

Country Link
US (1) US9672909B2 (en)
EP (1) EP3138102B1 (en)
KR (1) KR20160146657A (en)
CN (1) CN106104695B (en)
TW (1) TWI663598B (en)
WO (1) WO2015168267A1 (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2400499A1 (en) 2010-06-22 2011-12-28 Samsung Electronics Co., Ltd. Variable resistance devices, semiconductor devices including the variable resistance devices, and methods of operating the semiconductor devices
US20120305879A1 (en) * 2011-05-31 2012-12-06 Crossbar, Inc. Switching device having a non-linear element
US8659931B1 (en) * 2011-07-13 2014-02-25 Adesto Technologies Corporation Erase and soft program within the erase operation for a high speed resistive switching memory operation with controlled erased states
US20140192585A1 (en) * 2013-01-10 2014-07-10 Intermolecular Inc. Resistive Random Access Memory Cell Having Three or More Resistive States
US9007808B1 (en) * 2012-09-27 2015-04-14 Adesto Technologies Corporation Safeguarding data through an SMT process
US9047948B1 (en) * 2011-09-14 2015-06-02 Adesto Technologies Corporation Programmable window of operation for CBRAM

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7518902B2 (en) * 2005-12-23 2009-04-14 Infineon Technologies Ag Resistive memory device and method for writing to a resistive memory cell in a resistive memory device
US8077495B2 (en) * 2006-12-05 2011-12-13 Spansion Llc Method of programming, erasing and repairing a memory device
CN101123120A (en) * 2007-09-06 2008-02-13 复旦大学 Once programming memory and its operation method using resistor memory media
US8184476B2 (en) * 2008-12-26 2012-05-22 Everspin Technologies, Inc. Random access memory architecture including midpoint reference
JP2010225221A (en) * 2009-03-23 2010-10-07 Toshiba Corp Semiconductor memory device
US8693233B2 (en) * 2010-06-18 2014-04-08 Sandisk 3D Llc Re-writable resistance-switching memory with balanced series stack
US20120044742A1 (en) * 2010-08-20 2012-02-23 Micron Technology, Inc. Variable resistance memory array architecture
CN102945683B (en) * 2012-11-05 2016-08-31 中国科学院上海微***与信息技术研究所 A kind of flash operational approach of phase change memory

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP2400499A1 (en) 2010-06-22 2011-12-28 Samsung Electronics Co., Ltd. Variable resistance devices, semiconductor devices including the variable resistance devices, and methods of operating the semiconductor devices
US20120305879A1 (en) * 2011-05-31 2012-12-06 Crossbar, Inc. Switching device having a non-linear element
US8659931B1 (en) * 2011-07-13 2014-02-25 Adesto Technologies Corporation Erase and soft program within the erase operation for a high speed resistive switching memory operation with controlled erased states
US9047948B1 (en) * 2011-09-14 2015-06-02 Adesto Technologies Corporation Programmable window of operation for CBRAM
US9007808B1 (en) * 2012-09-27 2015-04-14 Adesto Technologies Corporation Safeguarding data through an SMT process
US20140192585A1 (en) * 2013-01-10 2014-07-10 Intermolecular Inc. Resistive Random Access Memory Cell Having Three or More Resistive States

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
International Search Report and Written Opinion, Application No. PCT/US2015/028261, 9 pages, Sep. 4, 2015.
Jameson, J.R. et al., "Conductive-Bridge Memory (CBRAM) with Excellent High-Temperature Retention," Electron Devices Meeting (IEDM), 4 pages, Dec. 2013.
Jameson, J.R. et al., "Conductive-Bridge Memory (CBRAM) with Excellent High-Temperature Retention," Electron Devices Meeting (IEDM), Dec. 2013. *

Also Published As

Publication number Publication date
CN106104695B (en) 2019-04-05
KR20160146657A (en) 2016-12-21
EP3138102A1 (en) 2017-03-08
US20150310915A1 (en) 2015-10-29
EP3138102B1 (en) 2019-10-23
WO2015168267A1 (en) 2015-11-05
TW201606769A (en) 2016-02-16
CN106104695A (en) 2016-11-09
WO2015168267A8 (en) 2016-09-22
TWI663598B (en) 2019-06-21

Similar Documents

Publication Publication Date Title
US10043576B2 (en) Phase change memory devices and systems having reduced voltage threshold drift and associated methods
US9001561B2 (en) Performing forming processes on resistive memory
US20090285007A1 (en) Integrated circuit with an array of resistance changing memory cells
US20130223131A1 (en) Method for driving variable resistance element, and nonvolatile memory device
US20140003139A1 (en) Memory devices with in-bit current limiters
US11552810B2 (en) PUF with dissolvable conductive paths
CN106158016A (en) The relative method of integrated circuit
US20120075909A1 (en) Semiconductor memory device
KR20070086608A (en) Method of programming, reading and erasing memory-diode in a memory-diode array
US20130286714A1 (en) Data write method for writing data to nonvolatile memory element, and nonvolatile memory device
CN104240757A (en) Multi-value operation method of RRAM (resistance random access memory) unit
US10783962B2 (en) Resistive memory storage apparatus and writing method thereof including disturbance voltage
US9824733B2 (en) Resistive memory and operating method for performing a forming operation thereof
TWI534807B (en) Forming and testing method of resistive memory
KR20170072892A (en) Increasing a read margin in a read cell
US9672909B2 (en) Memory cell retention enhancement through erase state modification
US20160148686A1 (en) Memory cell array of resistive random-access memories
US9418737B2 (en) Nonvolatile semiconductor memory device and method of controlling the same
CN108243003B (en) Method for generating a data set on an integrated circuit, integrated circuit and method for manufacturing the same
KR20170106343A (en) Detect Output Signals in the Crossbar Array
US10490272B2 (en) Operating method of resistive memory element
US9076525B2 (en) Semiconductor storage device and method of controlling data thereof
US11217630B2 (en) Implementing memristor crossbar array using non-filamentary RRAM cells
US20160225445A1 (en) Writing method and reading method of phase change memory
US11335636B2 (en) Gradual breakdown memory cell having multiple different dielectrics

Legal Events

Date Code Title Description
AS Assignment

Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WALLS, JIM;MURALI, SANTOSH;REEL/FRAME:034478/0570

Effective date: 20141125

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNOR:MICROCHIP TECHNOLOGY INCORPORATED;REEL/FRAME:041675/0617

Effective date: 20170208

Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT

Free format text: SECURITY INTEREST;ASSIGNOR:MICROCHIP TECHNOLOGY INCORPORATED;REEL/FRAME:041675/0617

Effective date: 20170208

STCF Information on status: patent grant

Free format text: PATENTED CASE

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, ILLINOIS

Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001

Effective date: 20180529

Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT

Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:046426/0001

Effective date: 20180529

AS Assignment

Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, CALIFORNIA

Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206

Effective date: 20180914

Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES C

Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:047103/0206

Effective date: 20180914

AS Assignment

Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT, DELAWARE

Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053311/0305

Effective date: 20200327

AS Assignment

Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011

Effective date: 20200529

Owner name: MICROSEMI CORPORATION, CALIFORNIA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011

Effective date: 20200529

Owner name: ATMEL CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011

Effective date: 20200529

Owner name: MICROCHIP TECHNOLOGY INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011

Effective date: 20200529

Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A, AS ADMINISTRATIVE AGENT;REEL/FRAME:053466/0011

Effective date: 20200529

AS Assignment

Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, MINNESOTA

Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INC.;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:053468/0705

Effective date: 20200529

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

AS Assignment

Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS COLLATERAL AGENT, MINNESOTA

Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:055671/0612

Effective date: 20201217

AS Assignment

Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT, MINNESOTA

Free format text: SECURITY INTEREST;ASSIGNORS:MICROCHIP TECHNOLOGY INCORPORATED;SILICON STORAGE TECHNOLOGY, INC.;ATMEL CORPORATION;AND OTHERS;REEL/FRAME:057935/0474

Effective date: 20210528

AS Assignment

Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222

Effective date: 20220218

Owner name: MICROSEMI CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222

Effective date: 20220218

Owner name: ATMEL CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222

Effective date: 20220218

Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222

Effective date: 20220218

Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059333/0222

Effective date: 20220218

AS Assignment

Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT;REEL/FRAME:059666/0545

Effective date: 20220218

AS Assignment

Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001

Effective date: 20220228

Owner name: MICROSEMI CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001

Effective date: 20220228

Owner name: ATMEL CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001

Effective date: 20220228

Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001

Effective date: 20220228

Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059358/0001

Effective date: 20220228

AS Assignment

Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400

Effective date: 20220228

Owner name: MICROSEMI CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400

Effective date: 20220228

Owner name: ATMEL CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400

Effective date: 20220228

Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400

Effective date: 20220228

Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059863/0400

Effective date: 20220228

AS Assignment

Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001

Effective date: 20220228

Owner name: MICROSEMI CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001

Effective date: 20220228

Owner name: ATMEL CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001

Effective date: 20220228

Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001

Effective date: 20220228

Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:059363/0001

Effective date: 20220228

AS Assignment

Owner name: MICROSEMI STORAGE SOLUTIONS, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437

Effective date: 20220228

Owner name: MICROSEMI CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437

Effective date: 20220228

Owner name: ATMEL CORPORATION, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437

Effective date: 20220228

Owner name: SILICON STORAGE TECHNOLOGY, INC., ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437

Effective date: 20220228

Owner name: MICROCHIP TECHNOLOGY INCORPORATED, ARIZONA

Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:WELLS FARGO BANK, NATIONAL ASSOCIATION, AS NOTES COLLATERAL AGENT;REEL/FRAME:060894/0437

Effective date: 20220228