US9508312B2 - Mechanism for facilitating dynamic counter synchronization and packetization in high-definition multimedia interface and mobile high-definition link - Google Patents
Mechanism for facilitating dynamic counter synchronization and packetization in high-definition multimedia interface and mobile high-definition link Download PDFInfo
- Publication number
- US9508312B2 US9508312B2 US14/163,981 US201414163981A US9508312B2 US 9508312 B2 US9508312 B2 US 9508312B2 US 201414163981 A US201414163981 A US 201414163981A US 9508312 B2 US9508312 B2 US 9508312B2
- Authority
- US
- United States
- Prior art keywords
- data stream
- network
- special packet
- hdcp
- mhl
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 230000007246 mechanism Effects 0.000 title abstract description 19
- 238000000034 method Methods 0.000 claims abstract description 39
- 238000004891 communication Methods 0.000 claims abstract description 20
- 230000001360 synchronised effect Effects 0.000 claims description 9
- 238000003032 molecular docking Methods 0.000 claims description 3
- 230000002093 peripheral effect Effects 0.000 claims description 3
- 230000008569 process Effects 0.000 description 13
- 230000005540 biological transmission Effects 0.000 description 6
- 238000001514 detection method Methods 0.000 description 6
- 102100039497 Choline transporter-like protein 3 Human genes 0.000 description 5
- 101000889279 Homo sapiens Choline transporter-like protein 3 Proteins 0.000 description 5
- 238000012545 processing Methods 0.000 description 5
- 238000004590 computer program Methods 0.000 description 4
- 238000012937 correction Methods 0.000 description 4
- 238000012546 transfer Methods 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 230000003287 optical effect Effects 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000006870 function Effects 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000003068 static effect Effects 0.000 description 2
- LHMQDVIHBXWNII-UHFFFAOYSA-N 3-amino-4-methoxy-n-phenylbenzamide Chemical compound C1=C(N)C(OC)=CC=C1C(=O)NC1=CC=CC=C1 LHMQDVIHBXWNII-UHFFFAOYSA-N 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 238000013500 data storage Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 230000000977 initiatory effect Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001172 regenerating effect Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
- G09G5/008—Clock recovery
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/10—Use of a protocol of communication by packets in interfaces along the display data pipeline
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G2370/00—Aspects of data communication
- G09G2370/12—Use of DVI or HDMI protocol in interfaces along the display data pipeline
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L63/00—Network architectures or network communication protocols for network security
- H04L63/04—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks
- H04L63/0428—Network architectures or network communication protocols for network security for providing a confidential data exchange among entities communicating through data packet networks wherein the data content is protected, e.g. by encrypting or encapsulating the payload
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/4302—Content synchronisation processes, e.g. decoder synchronisation
- H04N21/4305—Synchronising client clock from received content stream, e.g. locking decoder clock with encoder clock, extraction of the PCR packets
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N21/00—Selective content distribution, e.g. interactive television or video on demand [VOD]
- H04N21/40—Client devices specifically adapted for the reception of or interaction with content, e.g. set-top-box [STB]; Operations thereof
- H04N21/43—Processing of content or additional data, e.g. demultiplexing additional data from a digital video stream; Elementary client operations, e.g. monitoring of home network or synchronising decoder's clock; Client middleware
- H04N21/436—Interfacing a local distribution network, e.g. communicating with another STB or one or more peripheral devices inside the home
- H04N21/4363—Adapting the video stream to a specific local network, e.g. a Bluetooth® network
- H04N21/43632—Adapting the video stream to a specific local network, e.g. a Bluetooth® network involving a wired protocol, e.g. IEEE 1394
- H04N21/43635—HDMI
Definitions
- Embodiments of the invention generally relate to media communication and, more particularly, to a mechanism for facilitating dynamic counter synchronization and packetization in high-definition multimedia interface (HDMI) and mobile high-definition link (MHL).
- HDMI high-definition multimedia interface
- MHL mobile high-definition link
- HDMI and MHL are not enable HDMI and MHL to be used with high-bandwidth digital content protection (HDCP), such as HDCP 2.2, as they are incapable of providing seamless conversion between the audio/video interfaces.
- HDCP high-bandwidth digital content protection
- a mechanism for facilitating dynamic counter synchronization and packetization for data streams being communicated over communication devices is described.
- a method includes detecting an audio/video (A/V) data stream being encrypted and/or decrypted using one or more high-bandwidth digital content protection (HDCP) engines, where the A/V data stream is communicated between a source device and a sink device.
- the method may further include dividing a video stream portion of the A/V data stream into a plurality of frames if the A/V data stream relates to a high-definition multimedia interface (HDMI), and synchronizing counter values with indicators within the plurality of frames.
- HDMI high-definition multimedia interface
- an apparatus performs a method according to any one or more of the operations mentioned above.
- a system includes one or more devices performing a method according to any one or more of the operations mentioned above.
- At least one machine-readable medium comprising a plurality of instructions that in response to being executed on a computing device, causes the computing device to carry out a method according to any one or more of the operations mentioned above.
- FIG. 1A illustrates a media communication device employing a dynamic interface support mechanism according to one embodiment
- FIG. 1B illustrates a dynamic interface support mechanism according to one embodiment
- FIG. 2A illustrates a communication system between a transmitter and a receiver according to one embodiment
- FIG. 2B illustrates a data stream according to one embodiment
- FIG. 2C illustrates counter synchronization relating to HDMI according to one embodiment
- FIG. 2D illustrates counter synchronization relating to MHL according to one embodiment
- FIG. 3 illustrates component placement scheme for an MHL-based A/V data stream for HDCP operations according to one embodiment
- FIG. 4 illustrates a method for dynamic counter synchronization for HDMI and MHL with HDCP according to one embodiment
- FIG. 5 illustrates a computing device capable of employing one or more embodiments.
- Embodiments are directed to facilitating dynamic counter synchronization and seamless transmission of data streams relating to HDCP 2.2 over HDMI and/or MHL as well as offering novel performance and placement of packetization and depacketization within the data streams.
- embodiments provides for enabling HDMI and MHL3 to use HDCP2.2 and facilitating seamless conversion and communication of data between them.
- FIG. 1A illustrates a media communication device 100 employing a dynamic interface support mechanism 110 according to one embodiment.
- Media communication device (“media device”) 100 may include any number and type of media devices, such as a computing device (e.g., smartphones, tablet computers, laptop computers, etc.), a communication or telecommunication device (e.g., broadband headends, televisions, etc.), a network device, a source device (e.g., a transmitter), a sink device (e.g., a receiver), an intermediate device (e.g., an independent clock generator), etc.
- a computing device e.g., smartphones, tablet computers, laptop computers, etc.
- a communication or telecommunication device e.g., broadband headends, televisions, etc.
- a network device e.g., a source device (e.g., a transmitter), a sink device (e.g., a receiver), an intermediate device (e.g., an independent clock generator), etc.
- source device e.
- Media device 100 may include any number of components and/or modules that may be common to a variety of media devices (such as a sink device, a source device, etc.); however, throughout this document, in one embodiment and for brevity, clarity and ease of understanding, media device 100 may include and be referred to as a host device or host machine employing dynamic interface support mechanism (“interface mechanism”) 110 and set to be in communication with any number and type of devices, such as one or more source devices and/or sink device and/or intermediate devices over a network (e.g., a broadcasting network, such a cable or satellite broadcasting network, a Wide Area Network (“WAN”), a Local Area Network (“LAN”), a Personal Area Network (“PAN”), a Metropolitan Area Network (“MAN”), a cloud-based network, an intranet, the Internet, a cloud-based network, proximity network (e.g., Bluetooth, etc.), etc., and a shared-channel network including a HDMI, a MHL, a DisplayPort, a Universal Serial Bus (“USB”)
- a source device refers to a transmitter or a transmitting device that is responsible for transmitting data (e.g., media audio and/or video data/content streams) to a sink device that refers to a receiver or a receiving device responsible for receiving the transmitted data over a communication network.
- data e.g., media audio and/or video data/content streams
- Examples of a source device may include consumer electronics devices, such as a personal computer (“PC”), a mobile computing device (e.g., a tablet computer, a smartphone, etc.), an MP3 player, an audio equipment, a television, a radio, a Global Positioning System (“GPS”) or navigation device, a digital camera, an audio/video recorder, a Blu-Ray player, a Digital Versatile Disk (“DVD”) player, a Compact Disk (“CD”) player, a Video Cassette Recorder (“VCR”), a camcorder, a docking station, a cable adapter, and a dongle, etc.
- PC personal computer
- a mobile computing device e.g., a tablet computer, a smartphone, etc.
- MP3 player e.g., an MP3 player, an audio equipment, a television, a radio, a Global Positioning System (“GPS”) or navigation device, a digital camera, an audio/video recorder, a Blu-Ray player, a Digital Versa
- Examples of a source device may further include a computing device, a data terminal, a machine (e.g., a facsimile machine, a telephone, etc.), a video camera, a broadcasting station (e.g., a television or radio station, a cable headend, etc.), a cable broadcasting head-end, a set-top box, a satellite, etc.
- a sink device may include one or more of the same examples of media devices as those listed for the source device.
- an intermediate device may include one or more of the same media device as those listed for the source device or it may include a specialized clock generator to perform timestamp-less clock generation in one or more embodiments.
- Media device 100 may include an operating system 106 serving as an interface between any hardware or physical resources of the source device 100 and a sink device or a user.
- Media device 100 may further include one or more processors 102 , memory devices 104 , network devices, drivers, or the like, as well as input/output (“I/O”) sources 108 , such as a touchscreen, a touch panel, a touch pad, a virtual or regular keyboard, a virtual or regular mouse, etc.
- I/O input/output
- Embodiments provide interface mechanism 110 to facilitate extracting source clock timestamp at a sink device by counting the number of received audio/video samples allowing for clock generation without having the need for generating or delivering timestamp or any clock-related information over a channel, and allowing the channel system to be without a common channel clock for regenerating a target clock.
- Interface mechanism 110 further provides for a digital feedback loop for low resolution phased-lock loop or phase lock loop (“PLL”) by using an interim clock reference to increase clock frequency and reduce clock jitter of the regenerated clock as well as to reduce hardware cost and complexity for implementing high resolution PLL.
- PLL phased-lock loop or phase lock loop
- FIG. 1B illustrates a dynamic interface support mechanism 110 according to one embodiment.
- interface mechanism 110 includes one or more components 112 - 118 to perform various tasks relating to facilitating dynamic interface support for novel and innovative counter synchronization and seamless transmission of data streams relating to HDCP over HDMI and/or MHL as well as for novel and innovative performance and placement of packetization/de-packetization within the data streams.
- the one or more components include (but not limited to) counter synchronization and placement logic (“counter logic”) 112 , encryption/decryption logic (“E/D logic”) 114 , packetization/depacketization (“P/D logic”) 116 , error detection and correction logic (“EDC logic”) 118 , and communication/configuration (“C/C logic”) 120 .
- counter logic counter synchronization and placement logic
- E/D logic encryption/decryption logic
- P/D logic packetization/depacketization
- EDC logic error detection and correction logic
- C/C logic communication/configuration
- counter logic 112 may facilitate novel and innovative counter synchronization for counters associated with each of data streams relating to HDMI and MHL. For example, as discussed in reference to FIGS. 2A-2C , a different counter synchronization may be adopted for a data stream relating to HDMI than the one for MHL.
- E/D logic 114 and P/D logic 116 may perform their encryption/decryption and packetization/depacketization tasks, respectively, for HDCP data streams being communicated over HDMI and/or MHL.
- EDC logic 118 may be used for detection and correction of any errors, such as those caused by out-of-sync situations relating to counter synchronization during transmission of an A/V data stream between a transmitter and a receiver.
- C/C logic 120 may be used facilitating seamless communication and compatibility between various differing media devices, protocols, techniques, technologies, standards, etc.
- any reference to “component”, “logic”, “processing logic”, “module”, “engine”, “framework”, etc. may include, by way of example, software, hardware, and/or any combination of software and hardware, such as firmware.
- dynamic interface support mechanism 110 any number and type of components may be added to and/or removed from dynamic interface support mechanism 110 to facilitate various embodiments including adding, removing, and/or enhancing certain features.
- dynamic interface support mechanism 110 many of the standard and/or known components, such as those of a computing device, are not shown or discussed here. It is contemplated that embodiments, as described herein, are not limited to any particular technology, topology, system, architecture, and/or standard and are dynamic enough to adopt and adapt to any future changes.
- FIG. 2A illustrates a communication system 200 between a transmitter 200 A and a receiver 200 B according to one embodiment.
- data stream 220 e.g., audio/video (“A/V”) media stream
- source device or simply “Tx”
- receiver side or receiver or simply “Rx”
- Rx receiver side or receiver
- unencrypted A/V data stream 222 (e.g., HDMI data stream) arrives and it is XOR'd with a cipher value coming from HDCP engine 210 A and subsequently, it comes in as encrypted A/V stream 224 .
- a couple of counter values (or simply “counters”) 215 A are used, such as a data stream counter and an input counter. Counter values 215 A are regarded as part of what is needed on the receiver side or at receiver 200 B to decrypt encrypted A/V stream 224 as it goes over or through link 230 and reaches receiver 200 B as encrypted A/V stream 226 .
- encrypted A/V stream 226 is decrypted by HDCP engine 210 B at receiver 200 B and transforms into unencrypted A/V stream 228 .
- counters 215 B at receiver 200 B are expected to match counters 215 A at transmitter 200 A and this matching of counters 215 A, 215 B is referred to as counter synchronization.
- FIG. 2B illustrates a data stream 220 according to one embodiment.
- data stream 220 may include an A/V stream (e.g., HDMI stream) such as that of FIG. 2A .
- data stream 220 may include horizontal blank/synchronize (“H-blank/sync”) 232 A, 232 B, active video 234 A, 234 B, vertical blank/synchronize (“V-blank/sync”) 236 , etc.
- each blank period 232 A, 232 B, 236 may include any number and type of data islands such as audio, information frames, or the like, where the audio/video parts and various data islands of data stream 220 may be encrypted during HDCP operations.
- V-blank/sync period 236 of data stream 220 may include an indicator 238 , such as encoder/control 3 (“ENC/CTL3”).
- This indicator 238 may indicate that, for example, the following video frame is encrypted content.
- HDCP engine 210 B of FIG. 2A may check for indicator 238 at each frame boundary and if indicator 238 is detected, HDCP engine 210 B may begin to start to generate cipher/decipher values (e.g., values XOR'd within data stream 220 ) for encryption/decryption.
- cipher/decipher values e.g., values XOR'd within data stream 220
- counter synchronization may be performed by sending counter values 215 A, 215 B over A/V data stream 220 from transmitter 200 A to receiver 200 B before encountering indicator 238 and this may be achieved without having to modify any part of HDMI data stream 220 .
- FIG. 2C illustrates counter synchronization 240 relating to HDMI according to one embodiment.
- each frame 242 such as F 1 , F 2 , F 3 , F 4 , F 5 and F 6 , represents a video frame and that before HDCP engines 210 A, 210 B may communicate with each other and finish authentication and session key exchange, F 1 , F 2 and F 3 of frames 242 may not be encrypted.
- HDCP engine 210 A may start the encryption process and mark indicator 244 A, 244 B, 244 C (e.g., ENC/CTL3 indicators) after F 3 and between the remaining frames, F 4 , F 5 and F 6 of frames 242 .
- indicator 244 A may be marked between frames F 3 and F 4
- indicator 244 B between frames F 4 and F 5
- indicator 244 C between frames F 5 and F 6 .
- counters 0 246 A, 1 246 B and 2 246 C are synchronized with indicators 244 A, 244 B and 244 C, respectively.
- indicator 244 A resets the counter to 0 246 A and subsequently, the counter values may increase as per predefined criteria, such as counter 0 246 A becomes counter 1 246 B at indicator 244 B then it becomes counter 2 246 C at indicator 244 C.
- transmitter 200 A and receiver 200 B may be kept synchronized in detecting indicators 246 A- 246 C and keeping them synchronized with the corresponding counters 0 - 2 246 A- 246 C.
- receiver 200 B may not detect the broken indicator 244 A- 244 C and its corresponding counter 246 A- 246 C and may advance ahead of transmitter 200 A.
- this situation may be detected and fixed using an error detection and correction technique, as facilitated by error detection and correction logic 118 of FIG. 1B , having the capability of receiver 200 B to detect any number and type of out-of-sync situations.
- this technique may use or be based on the error checking capability of data islands which is used for detecting errors caused by, for example, noise, but it may be used for out-of-sync situations.
- HDCP engine 210 B at receiver 200 B may start to use incorrect counters 246 A- 246 C as well as incorrectly decipher A/V data stream 220 to have incorrect data in it.
- a number of errors are checked for each frame of frames 242 , a number of error detected frames in a given time, a total number of errors, etc., are detected to get to the actual factor that caused the out-of-sync error so it may then be corrected.
- this error detection technique considers possible minimum number of data islands allowed in data stream 220 since the number of errors may be limited by the number of data islands in data stream 220 . Accordingly, in one embodiment, as soon as receiver 200 B detects an out-of-sync situation, it notifies transmitter 200 A to restart the encryption.
- FIG. 2D illustrates counter synchronization 250 relating to MHL according to one embodiment.
- MHL e.g., MHL3
- a portion of encrypted A/V data stream 220 may be partitioned into pieces 252 , such as portions of active video 234 B and V-blank/sync 236 are partitioned into pieces or packets A-D 252 and correspondingly put into an MHL packet (e.g., MHL3 packet) as A 254 A, B 254 B, C 254 C, and D 254 D.
- this MHL packet may convey the contents, including pieces A-D 254 A- 254 D, to receiver 200 B where the contents are then extracted from packet and proceed to HDCP engine 210 B for decryption.
- special packet 256 containing counters may be inserted into the MHL packet such that counters 258 may then be conveyed to packets 252 of data stream 220 .
- special packet 256 having counters may be inserted between packet C 254 C and packet D 254 D to subsequently deliver or convey counters 258 to receiver 200 B for the use in HDCP engine 210 B as counters 215 B.
- special packet 256 is added as an extra or additional packet to packets A-D 254 A- 244 D of the MHL packet, other packets A-D 254 A- 244 D corresponding to packets 252 of A/V data stream 220 remain unchanged and intact.
- Special packet 256 is intelligently placed such that it is between the active edges of vertical sync (VS) 260 , corresponding to the end of C and D of packets 252 , and indicator 238 (e.g., ENC/CTL3 indicator) and correspondingly between C 254 C and D 254 D such as to give enough time to HDCP engine 210 B to prepare to use counters 258 upon arrival or detection of indicator 238 .
- indicator 238 e.g., ENC/CTL3 indicator
- receiver 200 B may simply keep or hold counters 258 in special package 256 without having to use them until indicator 238 has arrived and thereafter, HDCP engine 210 B may use counters 258 to update HDCP engine 210 B, allowing synchronization between special packet 256 having counters and indicator 238 in A/V data stream 220 .
- receiver 200 B may re-synchronize for itself at each frame boundary in case there is an out-of-synch error, eliminating the need for receiver 200 B to inform transmitter 200 A that it has encountered the out-of-sync situation.
- FIG. 3 illustrates component placement scheme 300 for an MHL-based A/V data stream 220 for HDCP operations according to one embodiment.
- component placement scheme 300 in MHL e.g., MHL3 for HDCP (e.g., HDCP2.2) operation is illustrated.
- encryption may be done after packets from unencrypted stream, such as the unencrypted A/V stream may be packetized for making packets and then the packets may be encrypted for generated encrypted packets. These packets may then arrive at a receiver where the HDCP engine for packets may decrypt the encrypted packets to generated unencrypted packets.
- the depacketization component may extract the A/V stream from the packets.
- This conventional scheme may be employed so one encryption scheme may cover various input sources.
- HDCP encryption may be performed by HDCP engine 210 A prior to packetizing 302 of A/V data stream 220 .
- unencrypted stream 222 is encrypted by HDCP engine 210 A into encrypted stream 224 prior to packetization to generate packets 306 .
- this novel and innovative technique facilitates the MHL3 packets to remain transparent in HDCP2.2 perspective, such as if the packetization sections 302 and 304 are removed from FIG. 3 , the system may be identical as to that of FIG. 2A that is used for HDMI and thus it enables a seamless conversion between MHL3 and HDMI under HDCP2.2, which makes efficient and inexpensive, facilitating efficient implementation of a dual mode supporting both HDMI and MHL3 with HDCP2.2.
- FIG. 4 illustrates a method 400 for dynamic counter synchronization for HDMI and MHL with HDCP according to one embodiment.
- Method 400 may be performed by processing logic that may comprise hardware (e.g., circuitry, dedicated logic, programmable logic, microcode, etc.), software (such as instructions run on a processing device), or a combination thereof, such as firmware or functional circuitry within hardware devices.
- processing logic may comprise hardware (e.g., circuitry, dedicated logic, programmable logic, microcode, etc.), software (such as instructions run on a processing device), or a combination thereof, such as firmware or functional circuitry within hardware devices.
- method 400 is performed by dynamic interface support mechanism 110 of FIG. 1 .
- Method 400 begins at block 405 with initiating of counter synchronization for an A/V data stream relating to HDMI and MHL (e.g., MHL3) with HDCP (e.g., HDCP2.2).
- a determination is made to whether the data stream relates to HDMI or MHL.
- a section of the data stream such as the video portion of the data stream, is split into any number of frames.
- any number of frames of the total frames may pass, while a transmitter authenticates a receiver.
- indicators e.g., ENC indicators
- counters e.g., 0, 1, 2, 3 . . . N
- the counters are synchronized (e.g., implicitly) per the indicators.
- a portion of the data stream may be split into pieces or packets at block 440 .
- the receive is authenticated by the transmitter, while any number of frames of the total frames may pass during the authentication process.
- counter values are put into special packets.
- the counters contained within the special packet are conveyed or delivered to the corresponding packet of the data stream.
- the special packet is placed before the indicator (e.g., ENC/CTL3 indicator).
- the counters in the receiver are synchronized to the values in the special packet sent by the transmitter.
- FIG. 5 illustrates components of a network computer device 505 employing dynamic interface support mechanism 110 of FIG. 1 according to one embodiment.
- a network device 505 may be any device in a network, including, but not limited to, a computing device, a network computing system, a television, a cable set-top box, a radio, a Blu-ray player, a DVD player, a CD player, an amplifier, an audio/video receiver, a smartphone, a Personal Digital Assistant (PGA), a storage unit, a game console, or other media device.
- the network device 505 includes a network unit 510 to provide network functions.
- the network functions include, but are not limited to, the generation, transfer, storage, and reception of media content streams.
- the network unit 510 may be implemented as a single system on a chip (SoC) or as multiple components.
- the network unit 510 includes a processor for the processing of data.
- the processing of data may include the generation of media data streams, the manipulation of media data streams in transfer or storage, and the decrypting and decoding of media data streams for usage.
- the network device may also include memory to support network operations, such as Dynamic Random Access Memory (DRAM) 520 or other similar memory and flash memory 525 or other nonvolatile memory.
- DRAM Dynamic Random Access Memory
- Network device 505 also may include a read only memory (ROM) and or other static storage device for storing static information and instructions used by processor 515 .
- ROM read only memory
- a data storage device such as a magnetic disk or optical disc and its corresponding drive, may also be coupled to network device 505 for storing information and instructions.
- Network device 505 may also be coupled to an input/output (I/O) bus via an I/O interface.
- I/O input/output
- a plurality of I/O devices may be coupled to I/O bus, including a display device, an input device (e.g., an alphanumeric input device and or a cursor control device).
- Network device 505 may include or be coupled to a communication device for accessing other computers (servers or clients) via external data network.
- the communication device may comprise a modem, a network interface card, or other well-known interface device, such as those used for coupling to Ethernet, token ring, or other types of networks.
- Network device 505 may also include a transmitter 530 and/or a receiver 540 for transmission of data on the network or the reception of data from the network, respectively, via one or more network interfaces 555 .
- Network Device 505 may be the same as the media communication device 100 of FIG. 1 employing dynamic interface support mechanism 110 of FIG. 1 .
- the transmitter 530 or receiver 540 may be connected to a wired transmission cable, including, for example, a cable 550 , such as an Ethernet cable including a coaxial cable, or to a wireless unit.
- Ethernet 550 may be similar to or the same as a shared channel.
- the transmitter 530 or receiver 540 may be coupled with one or more lines, such as lines 535 for data transmission and lines 545 for data reception, to the network unit 510 for data transfer and control signals. Additional connections may also be present.
- the network device 505 also may include numerous components for media operation of the device, which are not illustrated here.
- Network device 505 may be interconnected in a client/server network system or a communication media network (such as satellite or cable broadcasting).
- a network may include a communication network, a telecommunication network, a Local Area Network (LAN), Wide Area Network (WAN), Metropolitan Area Network (MAN), a Personal Area Network (PAN), an intranet, the Internet, etc. It is contemplated that there may be any number of devices connected via the network.
- a device may transfer data streams, such as streaming media data, to other devices in the network system via a number of standard and non-standard protocols.
- Various embodiments of the present invention may include various processes. These processes may be performed by hardware components or may be embodied in computer program or machine-executable instructions, which may be used to cause a general-purpose or special-purpose processor or logic circuits programmed with the instructions to perform the processes. Alternatively, the processes may be performed by a combination of hardware and software.
- modules, components, or elements described throughout this document may include hardware, software, and/or a combination thereof.
- a module includes software
- the software data, instructions, and/or configuration may be provided via an article of manufacture by a machine/electronic device/hardware.
- An article of manufacture may include a machine accessible/readable medium having content to provide instructions, data, etc.
- Portions of various embodiments of the present invention may be provided as a computer program product, which may include a computer-readable medium having stored thereon computer program instructions, which may be used to program a computer (or other electronic devices) to perform a process according to the embodiments of the present invention.
- the machine-readable medium may include, but is not limited to, floppy diskettes, optical disks, compact disk read-only memory (CD-ROM), and magneto-optical disks, read-only memory (ROM), random access memory (RAM), erasable programmable read-only memory (EPROM), EEPROM, magnet or optical cards, flash memory, or other type of media/machine-readable medium suitable for storing electronic instructions.
- the present invention may also be downloaded as a computer program product, wherein the program may be transferred from a remote computer to a requesting computer.
- element A may be directly coupled to element B or be indirectly coupled through, for example, element C.
- a component, feature, structure, process, or characteristic A “causes” a component, feature, structure, process, or characteristic B, it means that “A” is at least a partial cause of “B” but that there may also be at least one other component, feature, structure, process, or characteristic that assists in causing “B.” If the specification indicates that a component, feature, structure, process, or characteristic “may”, “might”, or “could” be included, that particular component, feature, structure, process, or characteristic is not required to be included. If the specification or claim refers to “a” or “an” element, this does not mean there is only one of the described elements.
- An embodiment is an implementation or example of the present invention.
- Reference in the specification to “an embodiment,” “one embodiment,” “some embodiments,” or “other embodiments” means that a particular feature, structure, or characteristic described in connection with the embodiments is included in at least some embodiments, but not necessarily all embodiments.
- the various appearances of “an embodiment,” “one embodiment,” or “some embodiments” are not necessarily all referring to the same embodiments. It should be appreciated that in the foregoing description of exemplary embodiments of the present invention, various features are sometimes grouped together in a single embodiment, figure, or description thereof for the purpose of streamlining the disclosure and aiding in the understanding of one or more of the various inventive aspects.
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
Abstract
Description
Claims (17)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/163,981 US9508312B2 (en) | 2014-01-24 | 2014-01-24 | Mechanism for facilitating dynamic counter synchronization and packetization in high-definition multimedia interface and mobile high-definition link |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US14/163,981 US9508312B2 (en) | 2014-01-24 | 2014-01-24 | Mechanism for facilitating dynamic counter synchronization and packetization in high-definition multimedia interface and mobile high-definition link |
Publications (2)
Publication Number | Publication Date |
---|---|
US20150215058A1 US20150215058A1 (en) | 2015-07-30 |
US9508312B2 true US9508312B2 (en) | 2016-11-29 |
Family
ID=53680108
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/163,981 Active 2034-09-29 US9508312B2 (en) | 2014-01-24 | 2014-01-24 | Mechanism for facilitating dynamic counter synchronization and packetization in high-definition multimedia interface and mobile high-definition link |
Country Status (1)
Country | Link |
---|---|
US (1) | US9508312B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180061365A1 (en) * | 2016-08-30 | 2018-03-01 | Samsung Electronics Co., Ltd. | Display apparatus and method of executing calibration therein |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9571473B2 (en) * | 2014-04-14 | 2017-02-14 | Synopsys, Inc. | Early content engine receiver synchronization |
US10574424B2 (en) * | 2016-08-31 | 2020-02-25 | Avago Technologies International Sales Pte. Limited | Transmission bandwidth improvements for DVB-S2X channel bonding |
US10305848B2 (en) * | 2016-09-07 | 2019-05-28 | Facebook, Inc. | Detecting loss of data received at a data processing pipeline of an online system during a specified time interval |
CN108051619A (en) * | 2017-12-05 | 2018-05-18 | 上海无线电设备研究所 | A kind of TR components ripple control circuit fast quantification test verification system and method |
CN111294628B (en) * | 2020-02-21 | 2021-11-05 | 深圳市裕铭数智装备科技有限公司 | Multi-channel immersive video and audio control system |
Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7110048B2 (en) * | 2001-03-30 | 2006-09-19 | Weiss S Merrill | Digital signal transmitter synchronization system |
US20080144553A1 (en) * | 2006-12-14 | 2008-06-19 | Samsung Electronics Co., Ltd. | System and method for wireless communication of audiovisual data having data size adaptation |
US20080250294A1 (en) * | 2006-11-07 | 2008-10-09 | Chiu Ngo | System and method for wireless communication of uncompressed video having a composite frame format |
US20130230296A1 (en) * | 2012-02-29 | 2013-09-05 | Samsung Electronics Co., Ltd. | Data transmitter, data receiver, data transceiving system, data transmitting method, data receiving method, and data transceiving method |
US20130279693A1 (en) * | 2012-04-24 | 2013-10-24 | Ariel Inventions, Llc | Transmitting a signal based on a high-definition multimedia interface signal |
-
2014
- 2014-01-24 US US14/163,981 patent/US9508312B2/en active Active
Patent Citations (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7110048B2 (en) * | 2001-03-30 | 2006-09-19 | Weiss S Merrill | Digital signal transmitter synchronization system |
US20080250294A1 (en) * | 2006-11-07 | 2008-10-09 | Chiu Ngo | System and method for wireless communication of uncompressed video having a composite frame format |
US20080144553A1 (en) * | 2006-12-14 | 2008-06-19 | Samsung Electronics Co., Ltd. | System and method for wireless communication of audiovisual data having data size adaptation |
US20130230296A1 (en) * | 2012-02-29 | 2013-09-05 | Samsung Electronics Co., Ltd. | Data transmitter, data receiver, data transceiving system, data transmitting method, data receiving method, and data transceiving method |
US20130279693A1 (en) * | 2012-04-24 | 2013-10-24 | Ariel Inventions, Llc | Transmitting a signal based on a high-definition multimedia interface signal |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180061365A1 (en) * | 2016-08-30 | 2018-03-01 | Samsung Electronics Co., Ltd. | Display apparatus and method of executing calibration therein |
Also Published As
Publication number | Publication date |
---|---|
US20150215058A1 (en) | 2015-07-30 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9508312B2 (en) | Mechanism for facilitating dynamic counter synchronization and packetization in high-definition multimedia interface and mobile high-definition link | |
JP5797267B2 (en) | Mechanism for partial encryption of data stream | |
JP5784118B2 (en) | Mechanism for internal processing of content through partial authentication on auxiliary channel | |
EP2386166B1 (en) | Method, apparatus and system for pre-authentication and keep-authentication of content protected ports | |
US20110157473A1 (en) | Method, apparatus, and system for simultaneously previewing contents from multiple protected sources | |
US10051309B2 (en) | Port processor capable of performing authentication for multiple source devices | |
JP6038046B2 (en) | Clock recovery mechanism for streaming content transmitted over packet communication networks | |
US9425948B2 (en) | Techniques for synchronizing a clock of a wired connection when transmitted over a wireless channel | |
TW201622373A (en) | Digital content protection over audio return data link cross reference to related applications | |
US8832338B2 (en) | Mechanism for facilitating dynamic timestamp-less clock generation for transmitting media streams over shared channels | |
EP2384579B1 (en) | Method and system for detecting successful authentication of multiple ports in a time-based roving architecture | |
US20230179584A1 (en) | Apparatus, methods, and systems for pre-authentication, keep-authentication, and regain-authentication | |
WO2017206401A1 (en) | Video decryption method and device | |
CN117440063A (en) | Signal transmission method and device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SILICON IMAGE, INC., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:YI, JU HWAN;YANG, WOOSEUNG;CHO, MYUNG JE;AND OTHERS;SIGNING DATES FROM 20140122 TO 20140123;REEL/FRAME:032501/0546 |
|
AS | Assignment |
Owner name: JEFFERIES FINANCE LLC, NEW YORK Free format text: SECURITY INTEREST;ASSIGNORS:LATTICE SEMICONDUCTOR CORPORATION;SIBEAM, INC.;SILICON IMAGE, INC.;AND OTHERS;REEL/FRAME:035223/0387 Effective date: 20150310 |
|
AS | Assignment |
Owner name: LATTICE SEMICONDUCTOR CORPORATION, OREGON Free format text: MERGER;ASSIGNOR:SILICON IMAGE, INC.;REEL/FRAME:036419/0792 Effective date: 20150513 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: DVDO, INC., OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:049827/0326 Effective date: 20190517 Owner name: SILICON IMAGE, INC., OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:049827/0326 Effective date: 20190517 Owner name: LATTICE SEMICONDUCTOR CORPORATION, OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:049827/0326 Effective date: 20190517 Owner name: SIBEAM, INC., OREGON Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:JEFFERIES FINANCE LLC;REEL/FRAME:049827/0326 Effective date: 20190517 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINIS Free format text: SECURITY INTEREST;ASSIGNOR:LATTICE SEMICONDUCTOR CORPORATION;REEL/FRAME:049980/0786 Effective date: 20190517 Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, AS ADMINISTRATIVE AGENT, COLORADO Free format text: SECURITY INTEREST;ASSIGNOR:LATTICE SEMICONDUCTOR CORPORATION;REEL/FRAME:049980/0786 Effective date: 20190517 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |