US9237045B2 - System and method for internal AC coupling with active DC restore and adjustable high-pass filter for a PAM 2/4 receiver - Google Patents
System and method for internal AC coupling with active DC restore and adjustable high-pass filter for a PAM 2/4 receiver Download PDFInfo
- Publication number
- US9237045B2 US9237045B2 US13/835,509 US201313835509A US9237045B2 US 9237045 B2 US9237045 B2 US 9237045B2 US 201313835509 A US201313835509 A US 201313835509A US 9237045 B2 US9237045 B2 US 9237045B2
- Authority
- US
- United States
- Prior art keywords
- adjustable
- dac
- hpf
- receiver
- pass filter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L25/00—Baseband systems
- H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
- H04L25/06—Dc level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
Definitions
- a modern application specific integrated circuit must meet very stringent design and performance specifications.
- ASIC application specific integrated circuit
- One example of an ASIC is a circuit element referred to as a serializer/deserializer (SERDES).
- SERDES serializer/deserializer
- a typical SERDES is organized into blocks of transmitters and receivers having digital to analog conversion (DAC) functionality and analog to digital conversion (ADC) functionality.
- DAC digital to analog conversion
- ADC analog to digital conversion
- the receivers and transmitters operate on differential signals. Differential signals are those that are represented by two complementary signals on different conductors, with the term “differential” representing the difference between the two complementary signals. All differential signals also have what is referred to as a “common mode,” which represents the average of the two differential signals.
- High-speed differential signaling offers many advantages, such as low noise and low power while providing a robust and high-speed data transmission.
- differential input/output circuits also referred to as input/output buffers, receiver/transmitter circuits, or receiver/driver circuits
- some form of differential and common mode termination e.g., a resistive load
- the transmission medium e.g., printed-circuit board traces, transmission lines, backplanes, a differential wire pair, or cables
- a SERDES receiver was implemented using an external alternating current (AC) coupling capacitor. This is primarily done to isolate the DC signal levels between transmit and receive portions of the circuitry.
- the external AC coupling capacitor was connected to the transmission medium that connected the SERDES transmitter circuitry to the SERDES receiver circuitry.
- the external AC coupling capacitor had a typical value on the order of 10-100 nanofarads (nF).
- nF nanofarads
- these external AC coupling capacitors contribute to parasitic losses and it is preferable to have them fabricated as part of the SERDES circuitry.
- an external AC coupling capacitor is generally too large to integrate onto the die using the same process used to fabricate the chip and is therefore typically located on a circuit board that houses the transmission medium.
- PAM refers to pulse amplitude modulation, which is a form of signal modulation where the message information is encoded into the amplitude of a series of signal pulses.
- PAM is an analog pulse modulation scheme in which the amplitude of a train of carrier pulses is varied according to the sample value of the message signal.
- a PAM 2 communication modality refers to a modulator that takes one bit at a time and maps the signal amplitude to one of two possible levels (two symbols), for example ⁇ 1 volt and 1 volt.
- a PAM 4 communication modality refers to a modulator that takes two bits at a time and maps the signal amplitude to one of four possible levels (four symbols), for example ⁇ 3 volts, ⁇ 1 volt, 1 volt, and 3 volts. For a given baud rate, PAM-4 modulation can transmit up to twice the number of bits as PAM-2 modulation.
- FIG. 1 is a schematic diagram illustrating a conventional transmit driver and receiver termination network.
- the network 1 comprises a transmit (TX) portion 2 and a receive (RX) portion 4 connected by a transmission medium 21 comprising transmission line segments 22 , 23 , 24 and 25 .
- the transmission line segments 22 , 23 , 24 and 25 are adapted to transfer a differential signal.
- the transmit portion 2 comprises a transmit driver 6 and a transmit driver 8 .
- the transmit drivers 6 and 8 deliver a differential transmit signal to resistors 7 and 9 , respectively.
- the output of the resistor 7 is provided to a transmission line segment 22 and the output of the resistor 9 is provided to a transmission line segment 24 .
- the characteristic impedance of the transmission line segments is “Z 0 ” and in an embodiment, can be 50 ohms.
- the transmission line segments 22 and 23 are connected by a capacitor 15 and the transmission line segments 24 and 25 are connected by a capacitor 16 .
- the transmission line segments 24 and 25 also have a characteristic impedance of 50 ohms.
- the signal INP is the positive transmit signal, also referred to as an input signal, provided to a receiver 13 .
- the signal INN is the negative transmit signal, also referred to as an input signal, provided to a receiver 14 .
- the terms “positive” and “negative” are relative because the signals INP and INN represent the components of a differential signal that exist around the common mode voltage, Vcm.
- a receiver termination resistor 11 terminates the INP signal to an AC ground; and a receiver termination resistor 12 terminates the INN signal to an AC ground.
- the values of the resistors 7 , 9 , 11 and 12 are chosen to represent the impedance of the transmission medium 21 , comprising transmission line segments 22 , 23 , 24 and 25 , respectively, which separate the transmit portion 2 from the receive portion 4 by a distance.
- the external AC coupling capacitors 15 and 16 are inserted into the transmission medium 21 to isolate the DC signal levels between transmit and receive circuitry, but create discontinuities in the transmission medium 21 .
- the value of each resistor 11 and 12 is nominally 50 ohms and the value of the external AC coupling capacitors is on the order of 10-100 nF.
- FIG. 2 is a diagram illustrating an output signal of the transmitter drivers of FIG. 1 .
- the output signal from the transmit drivers 6 and 8 is one where the common mode voltage is Vcm and is measured at the receiver inputs as:
- V ⁇ ⁇ C ⁇ ⁇ M I ⁇ ⁇ N ⁇ ⁇ N + I ⁇ ⁇ N ⁇ ⁇ P 2 Eq . ⁇ 1
- the external capacitors 15 and 16 create discontinuities in the transmission medium 21 and therefore, create noise in the system. This is in addition to the area, cost, and routability of inserting these “large” external AC caps into the system.
- a receiver termination circuit includes an internal AC coupling capacitor and an adjustable resistor forming an adjustable high-pass filter (HPF) at a receiver side of a transmission medium, and a digital-to-analog converter (DAC) coupled to the adjustable HPF, the DAC configured to provide a signal having a low-pass filter response to the adjustable HPF to provide a DC restore function.
- HPF adjustable high-pass filter
- DAC digital-to-analog converter
- FIG. 1 is a schematic diagram illustrating a conventional transmit driver and receiver network.
- FIG. 2 is a diagram illustrating an output signal of the transmitter drivers of FIG. 1 .
- FIG. 3 is a schematic diagram illustrating a receiver termination network that includes internal AC coupling capacitors integrated as part of the receiver circuitry.
- FIG. 4 is a schematic diagram illustrating an example 3 bit digital-to-analog converter (DAC) having an R2R architecture.
- DAC digital-to-analog converter
- FIG. 5 is a schematic diagram illustrating an example 8 bit digital-to-analog converter (DAC) having an R2R architecture.
- DAC digital-to-analog converter
- FIG. 6A is a logic block diagram illustrating the logic inputs to the example 8 bit digital-to-analog converter (DAC) having an R2R architecture of FIG. 5 to generate the “true” output of the DAC applicable to a PAM-2 communication methodology.
- DAC digital-to-analog converter
- FIG. 6B is a logic block diagram illustrating the logic inputs to the example 8 bit digital-to-analog converter (DAC) having an R2R architecture of FIG. 5 to generate the “complement” output of the DAC applicable to a PAM-2 communication methodology.
- DAC digital-to-analog converter
- FIG. 7A is a logic block diagram illustrating the logic inputs to the example 8 bit digital-to-analog converter (DAC) having an R2R architecture of FIG. 5 to generate the “true” output of the DAC applicable to a PAM-4 communication methodology.
- DAC digital-to-analog converter
- FIG. 7B is a logic block diagram illustrating the logic inputs to the example 8 bit digital-to-analog converter (DAC) having an R2R architecture of FIG. 5 to generate the “complement” output of the DAC applicable to a PAM-4 communication methodology.
- DAC digital-to-analog converter
- FIG. 8 is a flow chart describing an embodiment of a method for internal AC coupling with active DC restore and adjustable high-pass filter for a PAM 2/4 receiver.
- a system and method for internal AC coupling with active DC restore and adjustable high-pass filter for a PAM 2/4 receiver can be implemented in a SERDES receiver or in another receiver circuit in which it is desirable to minimize the effects of external AC coupling capacitors on the communication medium that connects a SERDES transmitter to a SERDES receiver.
- FIG. 3 is a schematic diagram illustrating an embodiment of a receiver termination network that includes internal AC coupling capacitors integrated as part of the receiver circuitry.
- FIG. 3 includes transmitter circuitry to the extent useful for describing the operation of the receiver circuitry.
- the network 100 comprises a transmit (TX) portion 102 and a receive (RX) portion 104 connected by a transmission medium 129 comprising differential transmission line segments 125 and 127 .
- the RX portion 104 is connected to the transmission line segments 125 and 127 over connections 117 and 118 , respectively.
- the transmit portion 102 comprises a transmit driver 106 and a transmit driver 108 .
- the transmit drivers 106 and 108 deliver a differential transmit signal to resistors 107 and 109 , respectively.
- the signal INP is the positive transmit signal, also referred to as an input signal, provided to a receiver 113 .
- the signal INN is the negative transmit signal, also referred to as an input signal, provided to a receiver 114 .
- the terms “positive” and “negative” are relative because the signals INP and INN represent the components of a differential signal that exist around the common mode voltage, Vcm.
- a receiver termination resistor 111 terminates the INP signal to an AC ground; and a receiver termination resistor 112 terminates the INN signal to an AC ground.
- the values of the resistors 111 and 112 are chosen to represent the impedance of the transmission medium 129 , comprising transmission line segments 125 and 127 , respectively, which separate the transmit portion 102 from the receive portion 104 by a distance.
- the value of each resistor 111 and 112 is nominally 50 ohms.
- the RX portion 104 comprises internal AC coupling capacitors 151 and 152 , associated with the transmission line segments 125 and 127 , respectively.
- the internal AC coupling capacitors 151 and 152 are integrated with, formed in, or otherwise associated with the circuitry that is used to fabricate the receiver portion 104 .
- the value of the internal AC coupling capacitors 151 and 152 can be on the order of 100 femtofarads (fF).
- the RX portion 104 also comprises an adjustable high-pass filter (HPF) 160 comprising adjustable resistors 162 and 164 .
- HPF high-pass filter
- the adjustable resistor 162 is connected to the transmission line segment 125 via connection 117 and internal AC coupling capacitor 151 .
- the adjustable resistor 164 is connected to the transmission line segment 127 via connection 118 and internal AC coupling capacitor 152 .
- the adjustable resistor 162 is connected to a DAC 300 over connection 166 .
- the adjustable resistor 164 is connected to the DAC 300 over connection 167 .
- the DAC 300 can be implemented as a 10 bit DAC that uses an eight bit control word, effectively forming an eight bit DAC. However, other bit lengths are possible.
- the DAC 300 is connected to the output of the receiver 113 over connection 172 , and is connected to the output of the receiver 114 over connection 174 . In this manner, the DAC 300 receives the complementary metal oxide semiconductor (CMOS) level logic output “d_t” of the receiver 113 over connection 172 and receives the CMOS level logic output “d_c” of the receiver 114 over connection 174 as feedback signals.
- CMOS complementary metal oxide semiconductor
- a clock signal is provided to the receiver 113 over connection 131 and a clock signal is provided to the receiver 114 over connection 132 .
- the response of the transmission medium 129 is shown using the graph 155 and the response of the internal AC coupling capacitors 151 and 152 and HPF 160 is shown using the graph 165 .
- the combination of these responses is shown using the graph 175 .
- Relative amplitude is shown on the vertical axis and relative frequency is shown on the horizontal axis of the graphs 155 , 165 and 175 .
- the operation of the DAC 300 provides a DC restore (DCR) function that has a low-pass filter response.
- the feedback signals on connections 172 and 174 are low-pass filtered signals.
- the low pass filtered signals are the recovered data being modulated back into the resistive termination network (resistors 162 and 164 ) and the internal AC coupling capacitors 151 and 152 .
- the recovered receive signals are fed back over connections 172 and 174 and have a specific amplitude that is set by the DAC 300 .
- An example of the amplitude can be 500 mVppd (millivolts, peak-to-peak), such that the signal in the region 195 corrects to 500 mV, which is the value of the DC signal in this example.
- the internal AC coupling capacitors 151 and 152 create a high-pass filter for the data on the transmission medium 129 .
- the operation of the low-pass response of the DAC 300 creates low pass response adjustability in the general area 185 illustrated in the graph 165 with a high pass cutoff frequency set by the adjustable high-pass filter (HPF) 160 .
- the area 195 shown in the graph 175 refers to the digital feedback provided by the DAC 300 “filling in” the data at frequencies in the range from DC to the high pass cutoff frequency set by the adjustable high-pass filter (HPF) 160 .
- the adjustable nature of the low-pass characteristic provided by the DAC 300 changes the 3 dB frequency of area 195 , thus providing the DC restore aspect, with the frequencies shown in the graph 165 for example only.
- the DAC 300 fills in the missing DC content that is lost by a passive resistive termination on the AC coupling capacitors 151 and 152 facing the receiver elements 113 and 114 . Since the RC characteristic of the adjustable HPF 160 is adjustable by operation of the DAC 300 and the adjustable resistors 162 and 164 , the mixing between HPF/LPF can be modulated together by controlling the output of the DAC 300 .
- FIG. 4 is a schematic diagram illustrating an example 3 bit digital-to-analog converter (DAC) having an R2R architecture.
- the 3 bit DAC 200 comprises resistors 202 , 204 , 206 , 208 , 210 and 212 , where the values of the resistors 210 and 212 are “R” and the values for the resistors 202 , 204 , 206 and 208 are “2R.”
- a first bit “a0” is the least significant bit (LSB) input on connection 214
- a second bit “a1” is input on connection 216
- a third bit “a2” is the most significant bit (MSB) and is input on connection 218 .
- the bits a0, a1 and a2 are driven by digital logic gates (not shown) and are ideally switched between zero volts (logic 0) and Vref (logic 1).
- the R2R architecture causes the digital bits to be weighted in their contribution to the output voltage Vout.
- three bits are shown (bits 2-0) providing 2 3 or 8 possible analog voltage levels at the output.
- the output voltage be a corresponding stepped value between 0 volts and (Vref minus the value of the minimum step, bit0 (bit a2 in this example)).
- the actual value of Vref (and 0 volts) will depend on the type of technology used to generate the digital signals.
- Vout on connection 222 is given by:
- FIG. 5 is a schematic diagram illustrating an example 8 bit digital-to-analog converter (DAC) having an R2R architecture, where the 10b (a0-a9) are connected to the data stream and an 8b control word (VAL[7:0] described below) using bits a) through a7 makes it effectively an 8b DAC.
- DAC digital-to-analog converter
- the 8 bit DAC 300 comprises resistors 302 , 304 , 306 , 308 , 310 , 312 , 314 and 316 , where the values of the resistor 302 is “R”, the values for the resistors 304 , 306 , 308 , 312 and 314 are “2R” and the value of the resistor 316 is “3R.”
- a first bit “a0” (the LSB) is input on connection 318
- a second bit “a1” is input on connection 322
- a third bit “a2” is input on connection 324
- a 10 th bit “a9” (the MSB) is input on connection 326 .
- VDD system voltage
- connection 328 to the “3R” resistor 316 to provide a Vcm voltage of VDD ⁇ 0.75.
- FIG. 6A is a logic block diagram illustrating the logic inputs to the example 8 bit digital-to-analog converter (DAC) having an R2R architecture of FIG. 5 to generate the “true” output of the DAC applicable to a PAM-2 communication methodology.
- DAC digital-to-analog converter
- Complementary CMOS input signals “d_t” and “d_c” and an enable (en) signal are provided to logic gates 401 and 403 , respectively.
- the signal “d_t” is the feedback signal on connection 172 ( FIG. 3 ) and the signal “d_c” is the feedback signal on connection 174 ( FIG. 3 ).
- the “d_t” output of the logic gate 401 and the “d_c” output of the logic gate 403 are provided to a multiplexer (MUX) 404 .
- the “d_t” output of the logic gate 401 is also provided to a buffer 406 over connection 402 .
- the multiplexer 404 also receives a control word, also referred to as a selection signal, having the values of bits 0 through 7 (VAL[7:0]) over connection 407 . These are the bits a0 through a7 described above in FIG. 5 .
- the output of the MUX 404 on connection 408 are the bits a[8:1] and the output of the buffer 406 on connection 412 are the bits a ⁇ 9:0 ⁇ . These are provided to the DAC 300 .
- the output of the DAC 300 on connection 416 is the adjustable value Vout_t and is provided to the HPF 160 ( FIG. 3 ) over connection 166 .
- the output of the DAC 300 is an analog DC voltage that is determined by the control word on connection 407 .
- the programmable setting selected is the one that best matches the DC component received at the receiver elements 113 and 114 .
- a bit-error-rate (BER) metric can be used to optimize the control word on connection 407 .
- FIG. 6B is a logic block diagram illustrating the logic inputs to the example 8 bit digital-to-analog converter (DAC) having an R2R architecture of FIG. 5 to generate the “complement” output of the DAC applicable to a PAM-2 communication methodology.
- DAC digital-to-analog converter
- Complementary CMOS input signals “d_c” and “d_t” and an enable (en) signal are provided to logic gates 451 and 453 , respectively.
- the signal “d_t” is the feedback signal on connection 172 ( FIG. 3 ) and the signal “d_c” is the feedback signal on connection 174 ( FIG. 3 ).
- the “d_c” output of the logic gate 451 and the “d_t” output of the logic gate 453 are provided to a multiplexer (MUX) 454 .
- the “d_c” output of the logic gate 451 is also provided to a buffer 456 over connection 452 .
- the multiplexer 454 also receives a selection signal having the values of bits 0 through 7 (VAL[7:0]) over connection 457 . These are the bits a0 through a7 described above in FIG. 5 .
- the output of the MUX 454 on connection 458 are the bits a[8:1] and the output of the buffer 456 on connection 462 are the bits a ⁇ 9:0 ⁇ . These are provided to the DAC 300 .
- the output of the DAC 300 on connection 466 is the value Vout_c and is provided to the HPF 160 ( FIG. 3 ) over connection 167 .
- the output of the DAC 300 is an analog DC voltage that is determined by the control word on connection 457 .
- the programmable setting selected is the one that best matches the DC component received at the receiver elements 113 and 114 .
- a bit-error-rate (BER) metric can be used to optimize the control word on connection 457 .
- FIG. 7A is a logic block diagram illustrating the logic inputs to the example 8 bit digital-to-analog converter (DAC) having an R2R architecture of FIG. 5 to generate the “true” output of the DAC applicable to a PAM-4 communication methodology.
- DAC digital-to-analog converter
- Complementary CMOS input signals “d_t[1:0]” and “dc[1:0]” and an enable (en) signal are provided to logic gates 501 and 503 , respectively.
- the signal “d_t[1:0]” is the feedback signal on connection 172 ( FIG. 3 ) and the signal “d_c[1:0]” is the feedback signal on connection 174 ( FIG. 3 ).
- the nomenclature “[1:0]” for the “d_t” signal and the “d_c” signal denotes that each of these signals now comprises two bits, providing four possible logic values for each of the signals.
- the “d_t[1:0]” output of the logic gate 501 and the “d_c[1:0]” output of the logic gate 503 are provided to a multiplexer (MUX) 504 over connection 502 .
- the “d_t [1:0]” output of the logic gate 501 is also provided to a buffer 506 over connection 502 .
- the multiplexer 504 receives a selection signal having the values of bits 0 through 7 (VAL[7:0]) over connection 507 and receives a selection signal having the values of bits 8 through 15 (VAL[15:8]) over connection 521 .
- the addition of the selection signal having the values of bits 8 through 15 allows the multiplexer 504 to process the four states of each of the d_t [1:0] signal and the d_c [1:0] signal in a PAM 4 communication methodology.
- the output of the MUX 504 on connection 508 are the bits a[8:1] and the output of the buffer 506 on connection 512 are the bits a ⁇ 9:0 ⁇ . These are provided to the DAC 300 .
- the output of the DAC 300 on connection 516 is the value Vout_t and is provided to the HPF 160 ( FIG. 3 ) over connection 166 .
- the output of the DAC 300 is an analog DC voltage that is determined by the control words on connections 507 and 521 .
- the programmable setting selected is the one that best matches the DC component received at the receiver elements 113 and 114 .
- a bit-error-rate (BER) metric can be used to optimize the control words on connections 507 and 521 .
- FIG. 7B is a logic block diagram illustrating the logic inputs to the example 8 bit digital-to-analog converter (DAC) having an R2R architecture of FIG. 5 to generate the “complement” output of the DAC applicable to a PAM-4 communication methodology.
- DAC digital-to-analog converter
- Complementary CMOS input signals “d_c[1:0]” and “d_t [1:0]” and an enable (en) signal are provided to logic gates 551 and 553 , respectively.
- the signal “d_t[1:0]” is the feedback signal on connection 172 ( FIG. 3 ) and the signal “d_c[1:0]” is the feedback signal on connection 174 ( FIG. 3 ).
- the nomenclature “[1:0]” for the “d_c” signal and the “d_t” signal denotes that each of these signals now comprises two bits, providing four possible logic values for each of the signals.
- the “d_c [1:0]” output of the logic gate 551 and the “d_t [1:0]” output of the logic gate 553 are provided to a multiplexer (MUX) 554 over connections 552 and 555 , respectively.
- the “d_c [1:0]” output of the logic gate 551 is also provided to a buffer 556 over connection 552 .
- the multiplexer 554 receives a selection signal having the values of bits 0 through 7 (VAL[7:0]) over connection 557 and receives a selection signal having the values of bits 8 through 15 (VAL[15:8]) over connection 571 .
- the addition of the selection signal having the values of bits 8 through 15 allows the multiplexer 554 to process the four states of each of the d_c [1:0] signal and the d_t [1:0] signal in a PAM 4 communication methodology.
- the output of the MUX 554 on connection 558 are the bits a[8:1] and the output of the buffer 556 on connection 562 are the bits a ⁇ 9:0 ⁇ . These are provided to the DAC 300 .
- the output of the DAC 300 on connection 566 is the value Vout_c and is provided to the HPF 160 ( FIG. 3 ) over connection 167 .
- the output of the DAC 300 is an analog DC voltage that is determined by the control words on connections 557 and 571 .
- the programmable setting selected is the one that best matches the DC component received at the receiver elements 113 and 114 .
- a bit-error-rate (BER) metric can be used to optimize the control words on connections 557 and 571 .
- FIG. 8 is a flow chart describing an embodiment of a method for internal AC coupling with active DC restore and adjustable high-pass filter for a PAM 2/4 receiver.
- an adjustable-pass filter is formed in an integrated circuit at a receiver side of a transmission medium.
- the adjustable high-pass filter comprises internal AC coupling capacitors and adjustable resistors.
- a differential signal is received in the receiver.
- a signal having a low-pass filter response is provided to the adjustable HPF to provide a DC restore function to the received signal.
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Dc Digital Transmission (AREA)
Abstract
Description
Vout=(0.5*(8b_Dac/255)+0.5)*VDD
8b_Dac=0→0.5*VDD
8b_Dac=127→0.749*VDD
8b_Dac=255→1.0*VDD
Claims (21)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/835,509 US9237045B2 (en) | 2013-03-15 | 2013-03-15 | System and method for internal AC coupling with active DC restore and adjustable high-pass filter for a PAM 2/4 receiver |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/835,509 US9237045B2 (en) | 2013-03-15 | 2013-03-15 | System and method for internal AC coupling with active DC restore and adjustable high-pass filter for a PAM 2/4 receiver |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140269998A1 US20140269998A1 (en) | 2014-09-18 |
US9237045B2 true US9237045B2 (en) | 2016-01-12 |
Family
ID=51526989
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/835,509 Active 2033-11-26 US9237045B2 (en) | 2013-03-15 | 2013-03-15 | System and method for internal AC coupling with active DC restore and adjustable high-pass filter for a PAM 2/4 receiver |
Country Status (1)
Country | Link |
---|---|
US (1) | US9237045B2 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160149730A1 (en) * | 2014-11-26 | 2016-05-26 | Rambus Inc. | Equalized multi-signaling mode driver |
US10903810B2 (en) | 2018-07-04 | 2021-01-26 | Samsung Electronics Co., Ltd. | Apparatus for detecting neural spike |
Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6417727B1 (en) * | 1999-11-30 | 2002-07-09 | Koninklijke Philips Electronics N.V. | Circuit for automatically tuning filter circuits over process, voltage, and temperature |
US6492876B1 (en) * | 2001-10-25 | 2002-12-10 | National Semiconductor Corporation | Low power analog equalizer with variable op-amp gain |
US20030227571A1 (en) * | 2002-06-05 | 2003-12-11 | Aleksandr Movshovish | High impedance digital full line video clamp |
US20050069394A1 (en) * | 2003-09-26 | 2005-03-31 | Dyer Kenneth C. | Method, device and system for output impedance calibration that invariably maximizes hybrid performance |
US20080144742A1 (en) * | 2004-11-01 | 2008-06-19 | Synopsys, Inc. | Method and apparatus for performance metric compatible control of data transmission signals |
US20080232512A1 (en) * | 2007-03-19 | 2008-09-25 | Ahmadreza Rofougaran | Method and system for blocker and/or leakage signal rejection by dc bias cancellation |
US20080297957A1 (en) * | 2007-02-16 | 2008-12-04 | Intersil Americas Inc. | System and method for programming and controlling over current trip point limits in voltage regulators |
US7738567B2 (en) | 2006-12-28 | 2010-06-15 | Texas Instruments Incorporated | Baseline wander correction for communication receivers |
US20110142120A1 (en) | 2009-12-14 | 2011-06-16 | Wing Faat Liu | Floating-tap decision feedback equalizer for communication channels with severe reflection |
US8121183B2 (en) | 2007-07-13 | 2012-02-21 | Lsi Corporation | System for an adaptive floating tap decision feedback equalizer |
US20120140812A1 (en) | 2003-05-20 | 2012-06-07 | Rambus Inc. | Receiver Circuit Architectures |
US20120201289A1 (en) | 2010-09-13 | 2012-08-09 | Abdalla Mohamed | Decision feedback equalizer and transceiver |
US20120224621A1 (en) | 2003-04-09 | 2012-09-06 | Stojanovic Vladimir M | Equalizing receiver |
US8477833B2 (en) * | 2009-02-06 | 2013-07-02 | International Business Machines Corporation | Circuits and methods for DFE with reduced area and power consumption |
US20130176269A1 (en) * | 2012-01-09 | 2013-07-11 | Broadcom Corporation | Highly configurable analog preamp with analog to digital converter |
-
2013
- 2013-03-15 US US13/835,509 patent/US9237045B2/en active Active
Patent Citations (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6417727B1 (en) * | 1999-11-30 | 2002-07-09 | Koninklijke Philips Electronics N.V. | Circuit for automatically tuning filter circuits over process, voltage, and temperature |
US6492876B1 (en) * | 2001-10-25 | 2002-12-10 | National Semiconductor Corporation | Low power analog equalizer with variable op-amp gain |
US20030227571A1 (en) * | 2002-06-05 | 2003-12-11 | Aleksandr Movshovish | High impedance digital full line video clamp |
US20120224621A1 (en) | 2003-04-09 | 2012-09-06 | Stojanovic Vladimir M | Equalizing receiver |
US20120140812A1 (en) | 2003-05-20 | 2012-06-07 | Rambus Inc. | Receiver Circuit Architectures |
US20050069394A1 (en) * | 2003-09-26 | 2005-03-31 | Dyer Kenneth C. | Method, device and system for output impedance calibration that invariably maximizes hybrid performance |
US20080144742A1 (en) * | 2004-11-01 | 2008-06-19 | Synopsys, Inc. | Method and apparatus for performance metric compatible control of data transmission signals |
US7738567B2 (en) | 2006-12-28 | 2010-06-15 | Texas Instruments Incorporated | Baseline wander correction for communication receivers |
US20080297957A1 (en) * | 2007-02-16 | 2008-12-04 | Intersil Americas Inc. | System and method for programming and controlling over current trip point limits in voltage regulators |
US20080232512A1 (en) * | 2007-03-19 | 2008-09-25 | Ahmadreza Rofougaran | Method and system for blocker and/or leakage signal rejection by dc bias cancellation |
US8121183B2 (en) | 2007-07-13 | 2012-02-21 | Lsi Corporation | System for an adaptive floating tap decision feedback equalizer |
US8477833B2 (en) * | 2009-02-06 | 2013-07-02 | International Business Machines Corporation | Circuits and methods for DFE with reduced area and power consumption |
US20110142120A1 (en) | 2009-12-14 | 2011-06-16 | Wing Faat Liu | Floating-tap decision feedback equalizer for communication channels with severe reflection |
US20120201289A1 (en) | 2010-09-13 | 2012-08-09 | Abdalla Mohamed | Decision feedback equalizer and transceiver |
US20130176269A1 (en) * | 2012-01-09 | 2013-07-11 | Broadcom Corporation | Highly configurable analog preamp with analog to digital converter |
Non-Patent Citations (5)
Title |
---|
Howard Frazier, et al., Feasibility of 100 Gb/s Operation on Installed Backplane Channels; May 2011. |
PAC Opto data sheet, 1000BASE-T Copper Transceiver; pp. 1-7; 2012. |
Shaolei Quan et al., A 1.0625-to-14.025Gb/s Multimedia Transceiver with Full-rate Source-Series-Terminated Transmit Driver and Floating-Tap Decision-Feedback Equalizer in 40 nm CMOS; ISSCC 2011 / Session 20 / High-Speed Transceivers & Building blocks / 20.2; IEEE International Solid-State Circuits Conference; pp. 348-350; 2011. |
Vladimir Stojanovic et al., Adaptive Equalization and Data Recovery in a Dual-Mode (PAM2/4) Serial Link Transceiver; 2004 Symposium on VLSI Circuits Digest of Technical Papers, pp. 348-351; 2004. |
Vladimir Stojanovic et al., Autonomous Dual-Mode (PAM2/4) Serial Link Transceiver With Adaptive Equalization and Data Recovery; IEEE Journal of Solid State Circuits; vol. 40, No. 4, pp. 1012-1026; Apr. 2005. |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20160149730A1 (en) * | 2014-11-26 | 2016-05-26 | Rambus Inc. | Equalized multi-signaling mode driver |
US9660847B2 (en) * | 2014-11-26 | 2017-05-23 | Rambus Inc. | Equalized multi-signaling mode driver |
US9998306B2 (en) | 2014-11-26 | 2018-06-12 | Rambus Inc. | Equalized multi-signaling mode driver |
US10903810B2 (en) | 2018-07-04 | 2021-01-26 | Samsung Electronics Co., Ltd. | Apparatus for detecting neural spike |
Also Published As
Publication number | Publication date |
---|---|
US20140269998A1 (en) | 2014-09-18 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9647857B2 (en) | Digital transmitter | |
Farjad-Rad et al. | A 0.4-/spl mu/m CMOS 10-Gb/s 4-PAM pre-emphasis serial link transmitter | |
US8415986B2 (en) | Voltage-mode driver with pre-emphasis | |
US9584154B2 (en) | System and method for digital signaling | |
US7795919B2 (en) | Transmitter driver circuit in high-speed serial communications system | |
US6452975B1 (en) | Method and apparatus to transmit signals over a cable | |
JP2018125796A (en) | Pam receiving circuit and receiver unit | |
US8681881B2 (en) | Communication signal generating device and communication apparatus for use in communication system | |
JP7179223B2 (en) | Driver architecture for polyphase and amplitude coded transmitters | |
EP3002879A1 (en) | Digital-to-analog converter (dac), method for operating a dac and transceiver circuit | |
JPH09502588A (en) | Signaling device | |
US9237045B2 (en) | System and method for internal AC coupling with active DC restore and adjustable high-pass filter for a PAM 2/4 receiver | |
US9491015B2 (en) | Three-wire three-level digital interface | |
US9024654B2 (en) | System and method to actively drive the common mode voltage of a receiver termination network | |
CN112187260B (en) | Asymmetric optical noise threshold adjustment and compensation method, circuit and system | |
KR20010080431A (en) | Circuit for data dependent voltage bias level | |
KR100678332B1 (en) | Bus Driver with Data Dependent Drive Strength Control Logic | |
US8923170B2 (en) | Full-duplex single-ended serial link communication system | |
US6175255B1 (en) | Line driver circuit for low voltage and low power applications | |
US8015539B2 (en) | Method and apparatus for performance metric compatible control of data transmission signals | |
CN109213708B (en) | Driver of serial deserializing link transmitter | |
Rieß et al. | A 3-bit DAC with gray coding for 100-Gbit/s PAM signal generation | |
US10804956B2 (en) | Bidirectional data link | |
WO2012017691A1 (en) | Ac coupled single-ended lvds receiving circuit comprising low-pass filter and voltage regulator | |
JP2014140090A (en) | Signal transmission system and signal transmission device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KIZER, JADE MICHAEL;THELEN, ROBERT M.;MILLER, ROBERT H., JR.;REEL/FRAME:030014/0226 Effective date: 20130315 |
|
AS | Assignment |
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT, NEW YORK Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:032851/0001 Effective date: 20140506 Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:032851/0001 Effective date: 20140506 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037689/0001 Effective date: 20160201 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT RIGHTS (RELEASES RF 032851-0001);ASSIGNOR:DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT;REEL/FRAME:037689/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH CAROLINA Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:037808/0001 Effective date: 20160201 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD., SINGAPORE Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041710/0001 Effective date: 20170119 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:047422/0464 Effective date: 20180509 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITE Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE EXECUTION DATE PREVIOUSLY RECORDED AT REEL: 047422 FRAME: 0464. ASSIGNOR(S) HEREBY CONFIRMS THE MERGER;ASSIGNOR:AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD.;REEL/FRAME:048883/0702 Effective date: 20180905 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 4 |
|
AS | Assignment |
Owner name: BROADCOM INTERNATIONAL PTE. LTD., SINGAPORE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED;REEL/FRAME:053771/0901 Effective date: 20200826 |
|
AS | Assignment |
Owner name: AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED, SINGAPORE Free format text: MERGER;ASSIGNORS:AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE. LIMITED;BROADCOM INTERNATIONAL PTE. LTD.;REEL/FRAME:062952/0850 Effective date: 20230202 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |