US9063872B2 - Forward error correction with configurable latency - Google Patents

Forward error correction with configurable latency Download PDF

Info

Publication number
US9063872B2
US9063872B2 US14/139,402 US201314139402A US9063872B2 US 9063872 B2 US9063872 B2 US 9063872B2 US 201314139402 A US201314139402 A US 201314139402A US 9063872 B2 US9063872 B2 US 9063872B2
Authority
US
United States
Prior art keywords
error rate
bit error
buffer
configurable
locations
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
US14/139,402
Other versions
US20140189446A1 (en
Inventor
Wally Haas
Chuck Rumbolt
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tahoe Research Ltd
Original Assignee
Altera Canada Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Altera Canada Ltd filed Critical Altera Canada Ltd
Priority to US14/139,402 priority Critical patent/US9063872B2/en
Publication of US20140189446A1 publication Critical patent/US20140189446A1/en
Priority to US14/728,588 priority patent/US9448885B2/en
Application granted granted Critical
Publication of US9063872B2 publication Critical patent/US9063872B2/en
Assigned to INTEL TECHNOLOGY OF CANADA, LTD. reassignment INTEL TECHNOLOGY OF CANADA, LTD. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: INTEL OF CANADA, LTD.
Assigned to ALTERA CANADA LTD. reassignment ALTERA CANADA LTD. CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: Altera Canada Co.
Assigned to INTEL OF CANADA, LTD. reassignment INTEL OF CANADA, LTD. MERGER AND CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: ALTERA CANADA LTD., INTEL OF CANADA, LTD.
Assigned to INTEL CORPORATION reassignment INTEL CORPORATION ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTEL TECHNOLOGY OF CANADA, ULC
Assigned to INTEL TECHNOLOGY OF CANADA, ULC reassignment INTEL TECHNOLOGY OF CANADA, ULC CHANGE OF NAME (SEE DOCUMENT FOR DETAILS). Assignors: INTEL TECHNOLOGY OF CANADA, LTD.
Assigned to TAHOE RESEARCH, LTD. reassignment TAHOE RESEARCH, LTD. ASSIGNMENT OF ASSIGNORS INTEREST (SEE DOCUMENT FOR DETAILS). Assignors: INTEL CORPORATION
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1076—Parity data used in redundant arrays of independent storages, e.g. in RAID systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/076—Error or fault detection not based on redundancy by exceeding limits by exceeding a count or rate limit, e.g. word- or bit count limit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • G06F11/102—Error in check bits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H03M13/151—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes using error location or error correction polynomials
    • H03M13/152—Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/3738—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35 with judging correct decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6502—Reduction of hardware complexity or efficient processing
    • H03M13/6505—Memory efficient implementations
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/61—Aspects and characteristics of methods and arrangements for error correction or error detection, not provided for otherwise
    • H03M13/618—Shortening and extension of codes

Definitions

  • the present invention discloses a method of performing forward error correction with a configurable latency for digital communications systems.
  • FEC Forward Error Correction
  • Claude Shannon first suggested a maximum possible channel throughout which developed into a theorem of error correction describing the addition of redundant data to payload data for the correction of errors from channel noise or interference during transmission.
  • This FEC increases the reliability of transmitted data by encoding a block of payload data with redundant data bits through an algorithm generated at the transmitter, which allows a decoder to determine if an error has occurred.
  • the decoder employs the code generated by the encoder to identify what information, if any, has been corrupted by noise or interference during transmission, and the decoder can in turn correct these errors.
  • a FEC system architecture provides a fixed latency system, meaning that the architecture could be limited to the type of data application it can be utilized with.
  • a method of providing a configurable latency FEC is required.
  • the present invention discloses a method of performing forward error correction with configurable latency, where a configurable latency algorithm evaluates a target Bit Error Rate (BER) against an actual BER and adjusts the size of a configurable buffer such that the target BER may be achieved when utilizing the smallest buffer size possible.
  • BER Bit Error Rate
  • the configurable latency algorithm begins by utilizing the maximum number of available buffer locations within the configurable buffer to achieve the target BER.
  • the algorithm reduces the size of the buffer by y buffer locations; the algorithm may continue to successively reduce the size of said buffer until the minimum number of buffer locations are utilized to achieve the target BER. If the buffer locations have been reduced such that the buffer size is too small and the target BER cannot be achieved, the algorithm may increase the size of the buffer until the minimum number of buffer locations are utilized to achieve the target BER.
  • FIG. 1 illustrates a block diagram of the architecture of the present invention.
  • FIG. 2 illustrates a block diagram of an illustrative embodiment of the invention.
  • FIG. 1 depicts an illustrative embodiment of the present invention, whereby configurable buffer ( 22 ) is set to utilize the maximum number of buffer locations.
  • FIG. 2 illustrates configurable buffer ( 22 ) with 16 buffer locations, labeled 0-15. It should be noted that FIG. 2 is provided for exemplary purposes and is not meant to limit the scope of the invention, as any size buffer may be utilized.
  • input data ( 20 ) is transmitted into the system and written into configurable buffer ( 22 ), FEC block ( 24 ) and algorithmic logic block ( 28 ), where algorithmic logic block ( 28 ) represents the configurable latency algorithm.
  • Data input ( 20 ) includes a target BER; when given this Target BER, the algorithmic logic block ( 28 ) starts by utilizing the maximum number of configurable buffer ( 22 ) locations to achieve the target BER.
  • FEC block ( 24 ) As data is input to the system, FEC block ( 24 ) is able to act upon the data as it is transmitted through configurable buffer ( 22 ). As illustrated, data corrected by FEC block ( 24 ) is output from configurable buffer ( 22 ) into error monitor ( 26 ). Error monitor ( 26 ) evaluates the actual BER and inputs the actual BER into algorithmic logic block ( 28 ), allowing algorithmic logic block ( 28 ) to compare the target BER and actual BER such that the algorithmic logic block ( 28 ). The configurable latency algorithm of algorithmic logic block ( 28 ) is now able to determine the amount of buffer locations and the amount of latency required to output the correct BER and can effectively conFIG. the number of locations required in configurable buffer ( 22 ).
  • the configurable latency algorithm of algorithmic logic block ( 28 ) reduces the number of configurable buffer ( 22 ) locations utilized by x and begins the process again. This process is repeated to reduce the number of locations of configurable buffer ( 22 ) to the minimum buffer size.
  • the configurable latency algorithm increases the number of locations of configurable buffer ( 22 ) by y. It should be noted that x does not have to be the same value as y.
  • An illustrative embodiment of the present invention employs FEC in the form of a Bose Ray-Chaudhuri (BCH) (1023, 993) parent code, shortened to BCH (1000, 970).
  • BCH codes are cyclic, error-correcting, digital codes of variable lengths which are able to correct errors in transmitted data.
  • BCH codes typically employ a polynomial over a finite field, and a BCH codeword consists of a polynomial that is a multiple of the generator polynomial.
  • the same FEC architecture can be adapted for use across communication channels of varying BERs, while still maintaining data integrity. Such adaptability is desirable where the same architecture can be adapted for use with various data applications.

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Quality & Reliability (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Algebra (AREA)
  • Pure & Applied Mathematics (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)

Abstract

A method of performing forward error correction with configurable latency, where a configurable latency algorithm evaluates a target Bit Error Rate (BER) against an actual BER and adjusts the size of a configurable buffer such that the target BER may be achieved when utilizing the smallest buffer size possible. When errors are corrected without the utilization of each of the configurable buffer locations, the algorithm reduces the size of the buffer by y buffer locations; the algorithm may continue to successively reduce the size of said buffer until the minimum number of buffer locations are utilized to achieve the target BER. If the buffer locations have been reduced such that the buffer size is too small and the target BER cannot be achieved, the algorithm may increase the size of the buffer until the minimum number of buffer locations are utilized to achieve the target BER.

Description

CROSS-REFERENCE TO RELATED APPLICATIONS
This application is a continuation of U.S. application Ser. No. 13/793,826, filed Mar. 11, 2013 (now U.S. Pat. No. 8,645,771), which is a continuation of U.S. patent application No. 12/954,784, filed Nov. 26, 2010 (now U.S. Pat. No. 8,413,026), each of which is hereby incorporated by reference in its entirety.
STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT
Not Applicable
REFERENCE TO A SEQUENCE LISTING, A TABLE, OR A COMPUTER PROGRAM LISTING COMPACT DISC APPENDIX
Not Applicable
BACKGROUND OF THE INVENTION
1. Technical Field of the Invention
The present invention discloses a method of performing forward error correction with a configurable latency for digital communications systems.
2. Background of the Invention
Long-distance digital communication systems, such as optical submarine cable systems, are responsible for the transmission of significant amounts of data. This data is transmitted across great distances, often from continent to continent. During transmission, data can become corrupted from noise within transmission channels, faults in transmission or receiving devices, or data errors from reading from and writing to an elastic store. Therefore, Forward Error Correction (FEC) is employed to minimize the error probability of transmitted data.
Claude Shannon first suggested a maximum possible channel throughout which developed into a theorem of error correction describing the addition of redundant data to payload data for the correction of errors from channel noise or interference during transmission. This FEC increases the reliability of transmitted data by encoding a block of payload data with redundant data bits through an algorithm generated at the transmitter, which allows a decoder to determine if an error has occurred. The decoder employs the code generated by the encoder to identify what information, if any, has been corrupted by noise or interference during transmission, and the decoder can in turn correct these errors.
Typically, a FEC system architecture provides a fixed latency system, meaning that the architecture could be limited to the type of data application it can be utilized with. To allow the system to adapt for use with various data applications, a method of providing a configurable latency FEC is required.
SUMMARY OF THE INVENTION
The present invention discloses a method of performing forward error correction with configurable latency, where a configurable latency algorithm evaluates a target Bit Error Rate (BER) against an actual BER and adjusts the size of a configurable buffer such that the target BER may be achieved when utilizing the smallest buffer size possible.
The configurable latency algorithm begins by utilizing the maximum number of available buffer locations within the configurable buffer to achieve the target BER. When errors are corrected without the utilization of each of the configurable buffer locations, the algorithm reduces the size of the buffer by y buffer locations; the algorithm may continue to successively reduce the size of said buffer until the minimum number of buffer locations are utilized to achieve the target BER. If the buffer locations have been reduced such that the buffer size is too small and the target BER cannot be achieved, the algorithm may increase the size of the buffer until the minimum number of buffer locations are utilized to achieve the target BER.
BRIEF DESCRIPTION OF THE DRAWINGS
FIG. 1 illustrates a block diagram of the architecture of the present invention.
FIG. 2 illustrates a block diagram of an illustrative embodiment of the invention.
 DETAILED DESCRIPTION OF THE INVENTION
FIG. 1 depicts an illustrative embodiment of the present invention, whereby configurable buffer (22) is set to utilize the maximum number of buffer locations. For exemplary purposes, FIG. 2 illustrates configurable buffer (22) with 16 buffer locations, labeled 0-15. It should be noted that FIG. 2 is provided for exemplary purposes and is not meant to limit the scope of the invention, as any size buffer may be utilized. As illustrated in FIG. 1, input data (20) is transmitted into the system and written into configurable buffer (22), FEC block (24) and algorithmic logic block (28), where algorithmic logic block (28) represents the configurable latency algorithm. Data input (20) includes a target BER; when given this Target BER, the algorithmic logic block (28) starts by utilizing the maximum number of configurable buffer (22) locations to achieve the target BER.
As data is input to the system, FEC block (24) is able to act upon the data as it is transmitted through configurable buffer (22). As illustrated, data corrected by FEC block (24) is output from configurable buffer (22) into error monitor (26). Error monitor (26) evaluates the actual BER and inputs the actual BER into algorithmic logic block (28), allowing algorithmic logic block (28) to compare the target BER and actual BER such that the algorithmic logic block (28). The configurable latency algorithm of algorithmic logic block (28) is now able to determine the amount of buffer locations and the amount of latency required to output the correct BER and can effectively conFIG. the number of locations required in configurable buffer (22).
If the data travels through configurable buffer (22) such that the target BER is achieved without utilizing each of the configurable buffer (22) locations, the configurable latency algorithm of algorithmic logic block (28) reduces the number of configurable buffer (22) locations utilized by x and begins the process again. This process is repeated to reduce the number of locations of configurable buffer (22) to the minimum buffer size. Once errors occur, or the data travelling through configurable buffer (22) cannot achieve the target BER, the configurable latency algorithm increases the number of locations of configurable buffer (22) by y. It should be noted that x does not have to be the same value as y.
An illustrative embodiment of the present invention employs FEC in the form of a Bose Ray-Chaudhuri (BCH) (1023, 993) parent code, shortened to BCH (1000, 970). BCH codes are cyclic, error-correcting, digital codes of variable lengths which are able to correct errors in transmitted data. BCH codes typically employ a polynomial over a finite field, and a BCH codeword consists of a polynomial that is a multiple of the generator polynomial. The illustrative embodiment of the present invention operates on an m=10 Galois field with a t=3 value, where t represents the number of errors that can be corrected within a row code or a column code. It should be noted that this example is provided for illustrative purposes only and is not meant to limit the scope of the invention, as other FEC codes may be utilized.
By utilizing this configurable latency architecture, the same FEC architecture can be adapted for use across communication channels of varying BERs, while still maintaining data integrity. Such adaptability is desirable where the same architecture can be adapted for use with various data applications.

Claims (20)

We claim:
1. A method for forward error correction using a configurable buffer, the method comprising:
storing data associated with a target bit error rate in a number of locations of the configurable buffer; and
reducing the number of locations of the configurable buffer for storing the data if a bit error rate based on forward error correction of the stored data achieves the target bit error rate.
2. The method of claim 1 further comprising increasing the number of locations of the configurable buffer for storing the data if the bit error rate does not achieve the target bit error rate.
3. The method of claim 1, wherein the bit error rate achieves the target bit error rate if the bit error rate is not greater than the target bit error rate.
4. The method of claim 1, wherein the number of locations of the configurable buffer corresponds to latency associated with achieving the target bit error rate.
5. The method of claim 1, wherein the number of locations of the configurable buffer is a maximum number of available locations of the configurable buffer.
6. The method of claim 1, wherein the forward error correction code is a Bose Ray-Chaudhuri (BCH) code.
7. An apparatus for forward error correction, the apparatus comprising:
a configurable buffer, wherein a number of locations of the configurable buffer store data associated with a target bit error rate; and
logic circuitry for reducing the number of locations of the configurable buffer for storing the data if a bit error rate based on forward error correction of the stored data achieves the target bit error rate.
8. The apparatus of claim 7, wherein the logic circuitry increases the number of locations of the configurable buffer for storing the data if the bit error rate does not achieve the target bit error rate.
9. The apparatus of claim 7, wherein the bit error rate achieves the target bit error rate if the bit error rate is not greater than the target bit error rate.
10. The apparatus of claim 7, wherein the number of locations of the configurable buffer corresponds to latency associated with achieving the target bit error rate.
11. The apparatus of claim 7, wherein the number of locations of the configurable buffer is a maximum number of available locations of the configurable buffer.
12. The apparatus of claim 7, wherein the forward error correction code is a Bose Ray-Chaudhuri (BCH) code.
13. The apparatus of claim 7, wherein the target bit error rate is received by the logic circuitry with the data.
14. A method for forward error correction with configurable latency, the method comprising:
storing data associated with a target bit error rate in a configurable buffer of a selected size; and
adjusting the size of the configurable buffer based on a comparison between the target bit error rate and a bit error rate based on forward error correction of the stored data.
15. The method of claim 14 further comprising reducing the size of the configurable buffer by a first amount if the bit error rate achieves the target bit error rate.
16. The method of claim 15 further comprising increasing the size of the configurable buffer by a second amount if the bit error rate does not achieve the target bit error rate.
17. The method of claim 15, wherein the bit error rate achieves the target bit error rate if the bit error rate is not greater than the target bit error rate.
18. The method of claim 16, wherein the first amount is different from the second amount.
19. The method of claim 14, wherein the selected size of the configurable buffer corresponds to the maximum size of the configurable buffer.
20. The method of claim 14, wherein the forward error correction code is a Bose Ray-Chaudhuri (BCH) code.
US14/139,402 2010-11-26 2013-12-23 Forward error correction with configurable latency Active US9063872B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
US14/139,402 US9063872B2 (en) 2010-11-26 2013-12-23 Forward error correction with configurable latency
US14/728,588 US9448885B2 (en) 2010-11-26 2015-06-02 Forward error correction with configurable latency

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/954,784 US8413026B2 (en) 2010-11-26 2010-11-26 Forward error correction with configurable latency
US13/793,826 US8645771B2 (en) 2010-11-26 2013-03-11 Forward error correction with configurable latency
US14/139,402 US9063872B2 (en) 2010-11-26 2013-12-23 Forward error correction with configurable latency

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
US13/793,826 Continuation US8645771B2 (en) 2010-11-26 2013-03-11 Forward error correction with configurable latency

Related Child Applications (1)

Application Number Title Priority Date Filing Date
US14/728,588 Continuation US9448885B2 (en) 2010-11-26 2015-06-02 Forward error correction with configurable latency

Publications (2)

Publication Number Publication Date
US20140189446A1 US20140189446A1 (en) 2014-07-03
US9063872B2 true US9063872B2 (en) 2015-06-23

Family

ID=46127461

Family Applications (4)

Application Number Title Priority Date Filing Date
US12/954,784 Active 2031-09-30 US8413026B2 (en) 2010-11-26 2010-11-26 Forward error correction with configurable latency
US13/793,826 Active US8645771B2 (en) 2010-11-26 2013-03-11 Forward error correction with configurable latency
US14/139,402 Active US9063872B2 (en) 2010-11-26 2013-12-23 Forward error correction with configurable latency
US14/728,588 Active US9448885B2 (en) 2010-11-26 2015-06-02 Forward error correction with configurable latency

Family Applications Before (2)

Application Number Title Priority Date Filing Date
US12/954,784 Active 2031-09-30 US8413026B2 (en) 2010-11-26 2010-11-26 Forward error correction with configurable latency
US13/793,826 Active US8645771B2 (en) 2010-11-26 2013-03-11 Forward error correction with configurable latency

Family Applications After (1)

Application Number Title Priority Date Filing Date
US14/728,588 Active US9448885B2 (en) 2010-11-26 2015-06-02 Forward error correction with configurable latency

Country Status (1)

Country Link
US (4) US8413026B2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6252917B1 (en) 1998-07-17 2001-06-26 Nortel Networks Limited Statistically multiplexed turbo code decoder
US7434139B2 (en) 2001-08-15 2008-10-07 Acterna, Llc Remote module for a communications network
US7925936B1 (en) * 2007-07-13 2011-04-12 Anobit Technologies Ltd. Memory device with non-uniform programming levels

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6307899B1 (en) * 1998-06-16 2001-10-23 Ameritech Corporation Method and system for optimizing coding gain

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6252917B1 (en) 1998-07-17 2001-06-26 Nortel Networks Limited Statistically multiplexed turbo code decoder
US7434139B2 (en) 2001-08-15 2008-10-07 Acterna, Llc Remote module for a communications network
US7925936B1 (en) * 2007-07-13 2011-04-12 Anobit Technologies Ltd. Memory device with non-uniform programming levels

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
Benaissa et al., "Reconfigurable Hardware Architectures for Sequential and Hybrid Decoding," IEEE Transactions on Circuits and Systems-I: Regular Papers, vol. 54, No. 3, Mar. 2007, pp. 555-565.

Also Published As

Publication number Publication date
US8413026B2 (en) 2013-04-02
US8645771B2 (en) 2014-02-04
US20130191702A1 (en) 2013-07-25
US20140189446A1 (en) 2014-07-03
US20120137194A1 (en) 2012-05-31
US20150261611A1 (en) 2015-09-17
US9448885B2 (en) 2016-09-20

Similar Documents

Publication Publication Date Title
US7246294B2 (en) Method for iterative hard-decision forward error correction decoding
US7577899B2 (en) Cyclic redundancy check (CRC) based error correction method and device
KR101433620B1 (en) Decoder for increasing throughput using double buffering structure and pipelining technique and decoding method thereof
US8386894B2 (en) Parallel forward error correction with syndrome recalculation
US8560915B2 (en) 2D product code and method for detecting false decoding errors
CA3193950C (en) Forward error correction with compression coding
JP2001511963A (en) Method and apparatus for transmitting and receiving concatenated code data
US8977927B2 (en) Error-correction coding method, error-correction decoding method, error-correction coding apparatus, and error-correction decoding apparatus
US8583982B2 (en) Concatenated decoder and concatenated decoding method
US7231575B2 (en) Apparatus for iterative hard-decision forward error correction decoding
KR101314232B1 (en) Coding and decoding method and codec of error correction code
US8924829B2 (en) Device and method for turbo-encoding a block of data
US9059735B2 (en) Decoding method and decoding device
US9448885B2 (en) Forward error correction with configurable latency
JP7080933B2 (en) Equipment and methods for adjusting the interleaving depth
TWI645683B (en) Partial concatenated coding system using algebraic code and ldpc code
Morero et al. Novel serial code concatenation strategies for error floor mitigation of low-density parity-check and turbo product codes
KR20080052039A (en) Method for checking correcting errors correcting by cyclic redundancy checking and apparatus thereof
CN110138499A (en) Concatenated Coding System

Legal Events

Date Code Title Description
STCF Information on status: patent grant

Free format text: PATENTED CASE

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 4

AS Assignment

Owner name: ALTERA CANADA LTD., CANADA

Free format text: CHANGE OF NAME;ASSIGNOR:ALTERA CANADA CO.;REEL/FRAME:061333/0007

Effective date: 20160926

Owner name: INTEL TECHNOLOGY OF CANADA, LTD., CANADA

Free format text: CHANGE OF NAME;ASSIGNOR:INTEL OF CANADA, LTD.;REEL/FRAME:061334/0500

Effective date: 20210625

Owner name: INTEL OF CANADA, LTD., CANADA

Free format text: MERGER AND CHANGE OF NAME;ASSIGNORS:ALTERA CANADA LTD.;INTEL OF CANADA, LTD.;REEL/FRAME:060921/0206

Effective date: 20161024

AS Assignment

Owner name: INTEL TECHNOLOGY OF CANADA, ULC, CANADA

Free format text: CHANGE OF NAME;ASSIGNOR:INTEL TECHNOLOGY OF CANADA, LTD.;REEL/FRAME:061359/0223

Effective date: 20210625

Owner name: INTEL CORPORATION, CALIFORNIA

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL TECHNOLOGY OF CANADA, ULC;REEL/FRAME:061368/0947

Effective date: 20220708

AS Assignment

Owner name: TAHOE RESEARCH, LTD., IRELAND

Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:061827/0686

Effective date: 20220718

MAFP Maintenance fee payment

Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY

Year of fee payment: 8