US8885403B2 - Programming a split gate bit cell - Google Patents
Programming a split gate bit cell Download PDFInfo
- Publication number
- US8885403B2 US8885403B2 US13/751,548 US201313751548A US8885403B2 US 8885403 B2 US8885403 B2 US 8885403B2 US 201313751548 A US201313751548 A US 201313751548A US 8885403 B2 US8885403 B2 US 8885403B2
- Authority
- US
- United States
- Prior art keywords
- voltage
- coupling
- split gate
- coupled
- gate memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
- 230000015654 memory Effects 0.000 claims abstract description 225
- 230000008878 coupling Effects 0.000 claims abstract description 85
- 238000010168 coupling process Methods 0.000 claims abstract description 85
- 238000005859 coupling reaction Methods 0.000 claims abstract description 85
- 238000000034 method Methods 0.000 claims abstract description 33
- 230000006870 function Effects 0.000 claims description 9
- 230000003915 cell function Effects 0.000 claims description 3
- 230000001939 inductive effect Effects 0.000 claims description 2
- 239000000758 substrate Substances 0.000 description 6
- 238000005452 bending Methods 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 230000008901 benefit Effects 0.000 description 3
- 230000001965 increasing effect Effects 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 230000009467 reduction Effects 0.000 description 3
- 125000006850 spacer group Chemical group 0.000 description 3
- 230000007423 decrease Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 239000002159 nanocrystal Substances 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 229910000577 Silicon-germanium Inorganic materials 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000011810 insulating material Substances 0.000 description 1
- 239000012212 insulator Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000012913 prioritisation Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- 239000000243 solution Substances 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
- G11C16/12—Programming voltage switching circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
Definitions
- This disclosure relates generally to memories, and more specifically, to programming split gate bit cell.
- Split gate non-volatile memories including, for example, split gate flash devices, provide advantages over stacked-gated devices.
- Split gate flash cells exhibit reduced program disturb for memory cells that are unselected but are either on the selected row or, in the alternative, on the selected column. Normally, cells on the selected row or the selected column are the most likely to exhibit disturb effects regardless of the operation that is being performed on a selected cell. While split gate flash cells have substantially reduced the program disturb problem for cells on the selected rows or columns, the program disturb of erased bits on cells of unselected rows/unselected columns are the primary disturb mechanism.
- One of the reasons that these cells are susceptible in split gate designs is that the particular stress applied to unselected cells is applied for many more cycles than the stress that is applied to cells on a selected row/unselected column or an unselected row/selected column.
- FIG. 1 illustrates, in block diagram form, a memory system having a memory array in accordance with one embodiment of the present disclosure.
- FIG. 2 illustrates, in schematic form, a portion of the memory array of FIG. 1 in further detail, in accordance with one embodiment of the present disclosure.
- FIG. 3 illustrates, in table form, example program voltages applied to various bit cells of the array of FIG. 1 during programming of the memory system.
- FIG. 4 illustrates a cross-sectional view of a split gate device of a bit cell of the memory array of FIG. 1 in accordance with one embodiment of the present disclosure.
- bias voltage applied to the select gate (e.g. word line) of memory cells on unselected rows of the memory is set to a particular select gate bias voltage which reduces the band to band carrier generation.
- this select gate bias voltage is a voltage which is greater than a voltage applied to the select gate of deselected split gate memory cells during a read operation.
- This select gate bias voltage applied to memory cells on unselected rows during programming reduces band bending in the gap regions of these split gate memory cells.
- the band bending is reduced as there is a reduction in the potential difference between the select gate and control gate, and between the select gate and the source.
- the reduction in band bending reduces the electron/hole pairs generated in the gap regions which reduces injection of electrons into the memory cells on unselected rows. In this manner, program disturb may be reduced.
- FIG. 1 illustrates, in block diagram form, a memory system 10 in accordance with one embodiment of the present disclosure.
- Memory system 10 includes a split gate memory cell array 20 which includes a plurality of memory cells, such as memory cells 26 , 28 , 30 , 32 , 34 , and 36 .
- Array 20 may be partitioned into any number of sectors.
- array 20 includes M+1 sectors, such as sector 0 , sector 1 , . . . , sector M.
- Memory 10 also includes row circuitry 12 , column circuitry 14 , control circuitry 18 , and I/O circuitry 16 .
- Control circuitry 18 is coupled to each of row circuitry 12 and column circuitry 14
- column circuitry 14 is coupled to I/O circuitry 16 .
- I/O circuitry 16 is also coupled to row circuitry 12 and control circuitry 18 .
- Array 20 includes any number of bit lines, including BL 0 , BL 1 , BL 2 , etc. Each of these bit lines is coupled to column circuitry 14 which may includes the appropriate sensing and writing circuitry to read/write to the bit cells of array 20 .
- Each sector of array 20 includes any number of word lines. For example, sector 0 includes N+1 word lines: WL 00 , WL 01 , . . . , WL 0 N, and sector 1 includes N+1 word lines: WL 10 , WL 11 , . . . , WL 1 N. Each of these word lines is coupled to row circuitry 12 .
- a memory cell is coupled to the intersection of each word line and bit line.
- memory cell 26 is coupled to WL 00 and BL 0 and is in sector 0
- memory cell 28 is coupled to WL 00 and BL 1 and is in sector 0
- memory cell 30 is coupled to WL 01 and BL 0 and is in sector 0
- memory cell 32 is coupled to WL 01 and BL 1 and is in sector 0
- memory cell 34 is coupled to WL 10 and BL 0 and is in sector 1
- memory cell 36 is coupled to WL 10 and BL 1 and is in sector 1 .
- each word line may be referred to as a row and each bit line as a column of array 20 .
- row circuitry 12 provides the appropriate voltage values to each of the word lines, in which the word lines are coupled to the select gates of each memory cell.
- I/O circuitry 16 communicates with row circuitry 12 , column circuitry 14 , and control circuitry 18 as needed to read and write array 20 .
- Control circuitry 18 also provides the appropriate voltage values for the control gates and the source terminals of each memory cell of array 20 .
- each memory cell within a sector receives the same control gate voltage and the same source terminal voltage. That is, in the illustrated embodiment, note that, within each sector, the control gate voltage (e.g. CG 0 , CG 1 , etc.) is a common voltage node and the source terminal voltage (e.g. SRC 0 , SRC 1 , etc.) is a common voltage node.
- FIG. 2 illustrates a portion of array 20 in further detail.
- FIG. 2 illustrates memory cells 26 , 28 , 30 , 32 , 34 , and 36 .
- Memory cell 26 has a control gate coupled to receive CG 0 , a select gate coupled to WL 00 , a source terminal coupled to receive SRC 0 , and a drain terminal coupled to BL 0 .
- Memory cell 28 has a control gate coupled to receive CG 0 , a select gate coupled to WL 00 , a source terminal coupled to receive SRC 0 , and a drain terminal coupled to BL 1 .
- Memory cell 30 has a control gate coupled to receive CG 0 , a select gate coupled to WL 01 , a source terminal coupled to receive SRC 0 , and a drain terminal coupled to BL 0 .
- Memory cell 32 has a control gate coupled to receive CG 0 , a select gate coupled to WL 01 , a source terminal coupled to receive SRC 0 , and a drain terminal coupled to BL 1 .
- Memory cell 34 has a control gate coupled to receive CG 1 , a select gate coupled to WL 10 , a source terminal coupled to receive SRC 1 , and a drain terminal coupled to BL 0 .
- Memory cell 36 has a control gate coupled to receive CG 1 , a select gate coupled to WL 10 , a source terminal coupled to receive SRC 1 , and a drain terminal coupled to BL 1 .
- a particular memory cell of array 20 is selected for programming by an access address and data corresponding to an access request.
- Row circuitry 12 activates a selected word line corresponding to the access address and column circuitry 14 couples a current sink to the selected bit line corresponding to the access address, which causes the selected memory cell to be conductive.
- memory cell 26 is selected for programming, and memory cells 28 , 30 , 32 , 34 , and 36 are unselected.
- sector 0 is selected since the selected word line is in sector 0 , and all other sectors, including sector 1 , are deselected. If memory cell 26 is selected, WL 00 is activated, and a current sink within column circuitry 14 is coupled to the selected bit line, BL 0 .
- FIG. 3 illustrates, in table form, the voltage values which may be applied to each memory cell during a program operation.
- the first column of the table refers to the memory cell position.
- the first pair of letters indicates if the memory cell is coupled to the selected row (SR) or to an unselected row (UR), and the second pair of letters indicates if the memory cell is coupled to the selected column (SC) or an unselected column (UC).
- the first four rows of the table correspond to the different memory cell positions of a selected sector (i.e. the sector in which the selected memory cell for programming is located). Therefore, each memory cell of a selected sector is one of four positions: SR SC, SR UC, UR SC, and UR UC.
- SR SC select row
- UR SC unselected row
- UC unselected column
- memory cell 26 is a memory cell that is coupled to a selected row and a selected column and thus is in the SR SC position
- memory cell 28 is coupled to a selected row and unselected column and thus is in the SR UC position
- memory cell 30 is coupled to an unselected row and selected column and thus is in the UR SC position
- memory cell 32 is coupled to an unselected row and unselected column and thus is in the UR UC position.
- each memory cell of an unselected sector is in one of the following two positions: UR SC and UR UC.
- memory cells 34 is a memory cell coupled to an unselected row and a selected column and thus is in the UR SC position
- memory cell 36 is a memory cell coupled to an unselected row and an unselected column and thus is in the UR UC position. Note that all memory cells in any sector other than sector 0 which are coupled to BL 0 would be considered in the UR SC position, and all memory cells in any sector other than sector 0 which are not coupled to BL 0 would be considered in the UR UC position.
- source side injection is used to store electrons into the charge storage layer of the memory cell. This is done by flowing a current between the drain and source terminals and applying a high voltage onto the control gate in order to inject electrons from the flowing current into the charge storage layer.
- This charge storage layer may include nanocrystals for storing the electrons. Therefore, in accordance to the table of FIG.
- a voltage of 9V can be applied to the control gate (CG 0 )
- a voltage of 1.0V can be applied to the select gate (WL 00 )
- BL 0 can be coupled to a current sink which may result in a sink voltage on the drain terminal of about 0.3V
- a voltage of 5V can be applied to the source terminal (SRC 0 ).
- the voltage on the source terminal, SRC 0 , of memory cell 26 and the coupling of BL 0 to a current sink results in memory cell 26 being conductive such that current flows from the source terminal to BL 0 , and the high voltage applied to the control gate results in the injection of electrons into memory cell 26 .
- the drain terminal of a selected memory cell functions as a source while the source terminal functions as a drain.
- the drain terminal functions as a drain and the source terminal functions as a source.
- the same voltage value (e.g. 9V) is applied to the control gates of all memory cells in the selected sector and the same voltage value (e.g. 5V) is applied to the source terminals of all memory cells in the selected sector.
- the drain terminals of the memory cells are coupled to a voltage (by way of the corresponding bit line) that is greater than the voltage applied to the select gate. In the example of FIG. 3 , this voltage may be 1.25V.
- the drain terminals of the memory cells (by way of the corresponding bit line) may also be coupled to a voltage that is greater than the voltage applied to the select gate, such as, for example, 1.25V.
- the drain terminals i.e. the corresponding bit line
- the current sink which may induce a sink voltage onto each drain terminal.
- This sink voltage may be 0.3V. Therefore, as illustrated by the example of FIG. 3 , for a split gate memory cell being programmed during a program operation (and thus in the SR SC position), the voltage applied to the control gate is greater than the voltage applied to the select gate and greater than the voltage applied to the source terminal.
- the voltage applied to the select gate of memory cell coupled to a selected row is greater than the voltage applied to the select gate of a memory cell that is coupled to an unselected row (and thus in the UR SC or UR UC position).
- the voltage applied to the source terminal is greater than the voltage applied to the select gate of a memory cell in the SR SC or SR UC position.
- the select gate of any memory cell in sector 0 not coupled to WL 00 is set to a select gate bias voltage which reduces the band to band carrier generation.
- this select gate bias voltage is greater than a voltage applied to the select gates of deselected memory cells during a read operation (which may be referred to as VSGread_deselected).
- VSGread_deselected a voltage applied to the select gates of deselected memory cells during a read operation
- 0V or ground
- 0.2V is provided to the select gates of the memory cells not coupled to WL 00 . Therefore, the select gate bias voltage of 0.2V is greater than the voltage applied to the select gates of the deselected memory cells during the read operation.
- the select gate bias voltage applied to the memory cells not coupled to the selected row is less than or equal to the bit line voltage of a selected bit line plus the threshold voltage of the memory cells (“VBL+Vt”). Therefore, referring to the example of FIGS. 2 and 3 , the threshold voltage may be 0.5V, and note that 0.2V is less than or equal to “0.3V+0.5V.” That is, the select gate bias voltage may be less than a threshold voltage (Vt) of the memory cell above the voltage on the drain terminal (which corresponds to VBL). By applying this select gate bias to any memory cell not coupled to the selected word line, the band to band leakage current in these memory cells is reduced.
- the same select gate bias voltage applied during programming to the memory cells of the selected sector which are not coupled to the selected word line can be applied to the select gates of all memory cells in unselected sectors. Also, for the unselected sectors, voltages are applied to the control gates and source terminals to ensure that the memory cells remain off. Therefore, in the illustrated embodiment of FIG. 3 , 1.5V is applied to the control gates (CG 1 ) of any memory cell in the unselected sectors (e.g. memory cells 34 and 36 ). In one embodiment, the same value applied to the select gates of the memory cells (e.g. SG) in the unselected sectors is also applied to the source terminal (SRC 1 ) of any memory cell in the unselected sectors.
- FIG. 4 illustrates an example of a split gate memory cell 40 which may be used for the memory cells of array 20 .
- Memory cell 40 includes a substrate 42 having source/drain regions 52 and 54 , a select gate dielectric 58 over a first portion of substrate 42 between source/drain regions 52 and 54 , a select gate 46 over select gate dielectric 58 , a charge storage layer 48 over a second portion of substrate 42 between source/drain regions 52 and 54 (and adjacent the first portion of substrate 42 ) and which overlaps a sidewall of select gate 46 , and a control gate 44 over charge storage layer 48 .
- Memory cell 40 also includes a liner 60 and spacer 68 adjacent a first sidewall of CG 44 over SG 46 , a liner 62 and spacer 66 adjacent a sidewall of SG 46 over source/drain region 54 , and a liner 64 and spacer 70 adjacent a second sidewall of CG 44 over source/drain region 52 .
- Charge storage layer may include a plurality of nanocrystals 50 surrounded by an insulating material. Note that the space between adjacent sidewalls of control gate 44 and select gate 46 , in which charge storage layer 48 is located, results in a gap region 56 in substrate 42 .
- the electric field formed at gap region 56 which affects program disturb of an unselected memory cell during a program operation.
- the electric field over this gap region causes band bending which results in the generation of electron/hole pairs.
- the electric field over gap region 56 is determined by the difference in voltage between the source terminal voltage (e.g. SRC 0 , which is applied to source/drain region 52 ) and the select gate voltage (e.g. SG, which is applied to select gate 46 ), and by the difference in voltage between the control gate terminal voltage and the select gate voltage.
- the electric field over band gap region 56 may be reduced.
- band to band carrier generation is reduced such that fewer electron/hole pairs are generated during the program operation as compared to applying the lower voltage. Therefore, by applying a select gate voltage that is greater than the voltage applied when unselected during a read operation but less than or equal to the bit line voltage (the voltage on source/drain region 54 ) plus the threshold voltage of memory cell 40 , reduced program disturb may be achieved.
- the stresses applied to non selected memory cells (such as those in the UR SC, UR UC, or SR UC position) receive the stresses from programming operations during more memory cycles as compared to the selected memory cell (in the SR SC position).
- the non selected memory cells in the UR UC position receive the most stress from programming, followed by those in the UR SC position. Therefore, by reducing band to band carrier generation in these non selected memory cells during programming operations, a greater impact on overall program disturb may be achieved.
- the voltage applied to the select gate of memory cells coupled to an unselected row may result in increased source to drain leakage, due to the dominance of band to band generation leakage in program disturb and the greater number of cycles during which stress is applied to memory cells of unselected rows as compared to the memory cells of selected rows, overall program disturb of erased bits of the split gate NVM memory is reduced.
- the semiconductor substrate described herein can be any semiconductor material or combinations of materials, such as gallium arsenide, silicon germanium, silicon-on-insulator (SOI), silicon, monocrystalline silicon, the like, and combinations of the above.
- SOI silicon-on-insulator
- Coupled is not intended to be limited to a direct coupling or a mechanical coupling.
- Item 1 includes a method of selective programming in a split gate memory having a first sector of split gate memory cells arranged in rows and columns, wherein each split gate memory cell has a control gate, a select gate coupled to a word line along one of the rows, a drain terminal coupled to a bit line along one of the columns, and a source terminal.
- the method of selective programming includes, for a split gate memory cell selected for programming by being coupled to a selected row and a selected column, coupling the control gate to a first voltage, coupling the select gate to a second voltage, coupling the drain terminal to a current sink that causes the split gate memory cell to be conductive, and coupling the source terminal to a third voltage; and, for split gate memory cells split gate cells not being programmed by being coupled to a deselected row, coupling the control gate to the first voltage, coupling the select gate to a fourth voltage which is greater than a voltage applied to the select gate during a read in which the split gate memory cells are deselected.
- Item 2 includes the method of item 1 and further includes, for split gate memory cells not being programmed by being coupled to a deselected column and a selected word line, coupling the control gate to the first voltage, coupling the select gate to the second voltage, coupling the drain terminal to a fifth voltage greater than the fourth voltage, and coupling the source terminal to the third voltage.
- Item 3 includes the method of item 2 and further includes, for the split gate memory cells not being programmed by being coupled to a deselected row and further characterized as being coupled to a deselected column, coupling the drain terminal to the fifth voltage.
- Item 4 includes the method of item 3, and further includes, for the split gate memory cells not being programmed by being coupled to a deselected row further characterized as being coupled to a selected column, coupling the drain terminal to the current sink.
- Item 5 include the method of item 4, wherein the split gate memory further comprises a second sector adjacent to the first sector arranged in rows and columns, wherein each split gate memory cell of the second sector has a control gate, a select gate coupled to a word line along one of the rows, a drain terminal coupled to one of the bit lines extending from the first sector and along the columns, and a source terminal, and further includes, for a split gate memory cell of the second sector that is deselected by the second sector being deselected and the column is selected, coupling the control gate to a sixth voltage, coupling the select gate to the fourth voltage, coupling the drain terminal to the current sink, and coupling the source terminal to the fourth voltage.
- Item 6 includes the method of item 5, and further includes, for a split gate memory cell of the second sector that is deselected by the second sector being deselected and the column being deselected, coupling the control gate to a sixth voltage, coupling the select gate to the fourth voltage, coupling the drain terminal to the sixth voltage, and coupling the source terminal to the fourth voltage.
- Item 7 includes the method of item 1, wherein the coupling the select gate to a fourth voltage for when the split gate memory cells are not being programmed is further characterized by the split gate memory cells having a threshold voltage and the fourth voltage being less than the threshold voltage above a voltage on the drain terminal.
- Item 8 includes the method of item 1, wherein the coupling the select gate to a fourth voltage for when the split gate memory cells are not being programmed is further characterized by the fourth voltage being greater than ground.
- Item 9 includes the method of item 8, wherein the first voltage is greater than the second voltage and the third voltage, the second voltage is greater than the fourth voltage, and the third voltage is greater than the second voltage.
- Item 10 includes the method of item 1, wherein the drain terminal of each split gate memory cell functions as a drain when being read and a source when being programmed and the source terminal functions as a source when being a read and a drain when being programmed.
- Item 11 includes a split gate memory which includes a first sector of split gate memory cells arranged in rows and columns, wherein each split gate memory cell has a control gate, a select gate coupled to a word line along one of the rows, a drain terminal coupled to a bit line along one of the columns, and a source terminal; and programming circuitry for programming by which: for a split gate memory cell selected for programming by being coupled to a selected row and a selected column, coupling the control gate to a first voltage, coupling the select gate to a second voltage; coupling the drain terminal to a current sink that causes the split gate memory cell to be conductive, and coupling the source terminal to a third voltage, and for split gate memory cells not being programmed by being coupled to a deselected row, coupling the control gate to the first voltage, coupling the select gate to a fourth voltage which is greater than a voltage applied, during a read, to the select gates of the split gate memory cells that are deselected.
- Item 12 includes the split gate memory of item 11, wherein the programming circuitry is further characterized by coupling a fifth voltage to the drain terminals of split gate memory cells that are deselected by being coupled to a deselected column, wherein the fourth voltage is less than the fifth voltage.
- Item 13 includes the split gate memory of item 11, wherein the programming circuitry is further characterized by the current sink inducing a sink voltage on the source terminals to which the current sink is coupled, wherein the sink voltage is greater than the fourth voltage.
- Item 14 includes the split gate memory of item 11, wherein the programming circuitry is further characterized by the voltage applied, during a read, to the select gates of the split gate memory cells that are deselected being ground.
- Item 15 includes the split gate memory of item 11, and further includes a second sector of split gate memory cells arranged in rows and columns, wherein each split gate memory cell has a control gate, a select gate coupled to a word line along one of the rows, a drain terminal coupled to a bit line along one of the columns, and a source terminal; and the programming circuitry is further characterized by coupling the fourth voltage to the select gates of the split gate memory cells of the second sector when the second sector is deselected during programming of the first sector of split gate memory cells.
- Item 16 includes a method for selectively programming a split gate memory, including providing a first sector of split gate memory cells arranged in rows and columns, wherein each split gate memory cell has a control gate, a select gate coupled to a word line along one of the rows, a drain terminal coupled to a bit line along one of the columns, and a source terminal; selecting a column and a row to identify a selected split gate memory cell to be programmed and to identify deselected split gate memory cells not on both a selected row and selected column, to the selected split gate memory cell, coupling a first voltage to the control gate, coupling a second voltage to the select gate, coupling a current sink to the drain terminal, and coupling a third voltage to the source terminal; and to each of the deselected split gate memory cells not on a selected row, coupling a fourth voltage to the select gate, wherein the fourth voltage is greater than ground and less than the second voltage.
- Item 17 includes the method of item 16 and further includes, to each of the split gate memory cells not on a selected row and not on a selected column, coupling a fifth voltage to the drain terminal, wherein the fifth voltage is greater than the fourth voltage.
- Item 18 includes the method of item 16 and further includes, to each of the split gate memory cells not on a selected row but on a selected column, coupling the current sink to the drain terminal.
- Item 19 includes the method of item 18, wherein the current sink causes sink voltage on the drain terminals to which the current sink is coupled, wherein the sink voltage is greater than the fourth voltage.
- Item 20 includes the method of item 16, wherein the coupling the fourth voltage to the select gate is further characterized by being less than the third voltage whereby the source terminal functions as a drain and the drain terminal functions as a source during programming.
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
- Non-Volatile Memory (AREA)
Abstract
Description
Claims (20)
Priority Applications (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/751,548 US8885403B2 (en) | 2013-01-28 | 2013-01-28 | Programming a split gate bit cell |
JP2014011512A JP6233971B2 (en) | 2013-01-28 | 2014-01-24 | Split gate bit cell programming |
CN201410033765.5A CN103971736B (en) | 2013-01-28 | 2014-01-24 | Programming divides grid bit location |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/751,548 US8885403B2 (en) | 2013-01-28 | 2013-01-28 | Programming a split gate bit cell |
Publications (2)
Publication Number | Publication Date |
---|---|
US20140211559A1 US20140211559A1 (en) | 2014-07-31 |
US8885403B2 true US8885403B2 (en) | 2014-11-11 |
Family
ID=51222804
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/751,548 Active 2033-02-08 US8885403B2 (en) | 2013-01-28 | 2013-01-28 | Programming a split gate bit cell |
Country Status (3)
Country | Link |
---|---|
US (1) | US8885403B2 (en) |
JP (1) | JP6233971B2 (en) |
CN (1) | CN103971736B (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180082745A1 (en) * | 2016-09-21 | 2018-03-22 | Renesas Electronics Corporation | Semiconductor device |
US10147734B1 (en) * | 2017-08-30 | 2018-12-04 | Cypress Semiconductor Corporation | Memory gate driver technology for flash memory cells |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7236398B1 (en) * | 2005-08-31 | 2007-06-26 | Altera Corporation | Structure of a split-gate memory cell |
US20120261769A1 (en) | 2011-04-13 | 2012-10-18 | Hong Cheong M | Method of making a semiconductor structure useful in making a split gate non-volatile memory cell |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6091634A (en) * | 1997-04-11 | 2000-07-18 | Programmable Silicon Solutions | Compact nonvolatile memory using substrate hot carrier injection |
JP2003046002A (en) * | 2001-07-26 | 2003-02-14 | Sony Corp | Non-volatile semiconductor memory and operation method |
JP4647175B2 (en) * | 2002-04-18 | 2011-03-09 | ルネサスエレクトロニクス株式会社 | Semiconductor integrated circuit device |
JP2004319034A (en) * | 2003-04-18 | 2004-11-11 | Renesas Technology Corp | Data processor |
JP5300773B2 (en) * | 2010-03-29 | 2013-09-25 | ルネサスエレクトロニクス株式会社 | Nonvolatile semiconductor memory device |
-
2013
- 2013-01-28 US US13/751,548 patent/US8885403B2/en active Active
-
2014
- 2014-01-24 JP JP2014011512A patent/JP6233971B2/en active Active
- 2014-01-24 CN CN201410033765.5A patent/CN103971736B/en active Active
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7236398B1 (en) * | 2005-08-31 | 2007-06-26 | Altera Corporation | Structure of a split-gate memory cell |
US20120261769A1 (en) | 2011-04-13 | 2012-10-18 | Hong Cheong M | Method of making a semiconductor structure useful in making a split gate non-volatile memory cell |
Non-Patent Citations (2)
Title |
---|
U.S. Appl. No. 13/451,876, filed Apr. 20, 2012. |
U.S. Appl. No. 13/633,124, filed Oct. 1, 2012. |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20180082745A1 (en) * | 2016-09-21 | 2018-03-22 | Renesas Electronics Corporation | Semiconductor device |
US10147488B2 (en) * | 2016-09-21 | 2018-12-04 | Renesas Electronics Corporation | Semiconductor device |
US10147734B1 (en) * | 2017-08-30 | 2018-12-04 | Cypress Semiconductor Corporation | Memory gate driver technology for flash memory cells |
Also Published As
Publication number | Publication date |
---|---|
CN103971736A (en) | 2014-08-06 |
CN103971736B (en) | 2019-10-18 |
JP2014146407A (en) | 2014-08-14 |
JP6233971B2 (en) | 2017-11-22 |
US20140211559A1 (en) | 2014-07-31 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US10978164B2 (en) | Memory device | |
US10090053B2 (en) | Apparatus, systems, and methods to operate a memory | |
US10381086B2 (en) | Multiple blocks per string in 3D NAND memory | |
TWI550614B (en) | Semiconductor memory device | |
US9030879B2 (en) | Method and system for programming non-volatile memory with junctionless cells | |
US9449690B2 (en) | Modified local segmented self-boosting of memory cell channels | |
US7957190B2 (en) | Memory having P-type split gate memory cells and method of operation | |
KR101761652B1 (en) | Current leakage reduction in 3d nand memory | |
KR101490018B1 (en) | Semiconductor memory device and method of driving semiconductor memory device | |
EP2800098B1 (en) | Biasing split gate memory cell during power-off mode | |
TW201513118A (en) | Nonvolatile semiconductor memory device | |
KR101582304B1 (en) | Semiconductor memory device and programming method of flash memory | |
US20120268992A1 (en) | Semiconductor memory device | |
US8885403B2 (en) | Programming a split gate bit cell | |
US7848146B2 (en) | Partial local self-boosting of a memory cell channel | |
WO2024057519A1 (en) | Storage device | |
US20150263118A1 (en) | Semiconductor memory device and method of manufacturing the same | |
KR20140086566A (en) | Non-volatile memory device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HONG, CHEONG M.;SYZDEK, RONALD J.;WINSTEAD, BRIAN A.;SIGNING DATES FROM 20130123 TO 20130124;REEL/FRAME:029704/0656 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS COLLATERAL AGENT, NEW YORK Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030445/0737 Effective date: 20130503 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030445/0709 Effective date: 20130503 Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SUPPLEMENT TO IP SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030445/0581 Effective date: 20130503 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:030633/0424 Effective date: 20130521 |
|
AS | Assignment |
Owner name: CITIBANK, N.A., AS NOTES COLLATERAL AGENT, NEW YOR Free format text: SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:031591/0266 Effective date: 20131101 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0744 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0725 Effective date: 20151207 Owner name: FREESCALE SEMICONDUCTOR, INC., TEXAS Free format text: PATENT RELEASE;ASSIGNOR:CITIBANK, N.A., AS COLLATERAL AGENT;REEL/FRAME:037357/0704 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037486/0517 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:037518/0292 Effective date: 20151207 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: SUPPLEMENT TO THE SECURITY AGREEMENT;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:039138/0001 Effective date: 20160525 |
|
AS | Assignment |
Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 Owner name: NXP, B.V., F/K/A FREESCALE SEMICONDUCTOR, INC., NE Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040925/0001 Effective date: 20160912 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:040928/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP USA, INC., TEXAS Free format text: MERGER;ASSIGNOR:FREESCALE SEMICONDUCTOR, INC.;REEL/FRAME:041144/0363 Effective date: 20161107 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE PATENTS 8108266 AND 8062324 AND REPLACE THEM WITH 6108266 AND 8060324 PREVIOUSLY RECORDED ON REEL 037518 FRAME 0292. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITY INTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:041703/0536 Effective date: 20151207 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: SHENZHEN XINGUODU TECHNOLOGY CO., LTD., CHINA Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE TO CORRECT THE APPLICATION NO. FROM 13,883,290 TO 13,833,290 PREVIOUSLY RECORDED ON REEL 041703 FRAME 0536. ASSIGNOR(S) HEREBY CONFIRMS THE THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS.;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:048734/0001 Effective date: 20190217 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:050744/0097 Effective date: 20190903 |
|
AS | Assignment |
Owner name: MORGAN STANLEY SENIOR FUNDING, INC., MARYLAND Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVE APPLICATION11759915 AND REPLACE IT WITH APPLICATION 11759935 PREVIOUSLY RECORDED ON REEL 037486 FRAME 0517. ASSIGNOR(S) HEREBY CONFIRMS THE ASSIGNMENT AND ASSUMPTION OF SECURITYINTEREST IN PATENTS;ASSIGNOR:CITIBANK, N.A.;REEL/FRAME:053547/0421 Effective date: 20151207 |
|
AS | Assignment |
Owner name: NXP B.V., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040928 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052915/0001 Effective date: 20160622 |
|
AS | Assignment |
Owner name: NXP, B.V. F/K/A FREESCALE SEMICONDUCTOR, INC., NETHERLANDS Free format text: CORRECTIVE ASSIGNMENT TO CORRECT THE REMOVEAPPLICATION 11759915 AND REPLACE IT WITH APPLICATION11759935 PREVIOUSLY RECORDED ON REEL 040925 FRAME 0001. ASSIGNOR(S) HEREBY CONFIRMS THE RELEASE OF SECURITYINTEREST;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:052917/0001 Effective date: 20160912 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |