US8799699B2 - Data processing system - Google Patents
Data processing system Download PDFInfo
- Publication number
- US8799699B2 US8799699B2 US13/041,845 US201113041845A US8799699B2 US 8799699 B2 US8799699 B2 US 8799699B2 US 201113041845 A US201113041845 A US 201113041845A US 8799699 B2 US8799699 B2 US 8799699B2
- Authority
- US
- United States
- Prior art keywords
- transfer
- speed
- data
- transfer mode
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
- G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Definitions
- the present embodiments relate to a data processing system including a master which outputs a transfer request and a slave which transfers data in response to the transfer request.
- a clock enable signal is generated in accordance with an operation period of the circuit block, based on a program executed by a processor such as a CPU. Therefore, it is difficult to switch the clock enable signal very frequently and dynamically change the frequency of the clock signal according to the operation state of each of the circuit blocks. As a result, a fine power control may not be performed to reduce power consumption.
- a data processing system includes a plurality of master devices outputting data transfer requests and speed grade signals indicating data transfer speeds, an arbiter arbitrating the transfer requests and the speed grade signals from the plurality of master devices, a clock enable generation circuit generating a clock enable signal with a varying ratio of a valid level according to one of the speed grade signals arbitrated by the arbiter, and a slave device operating upon receiving a clock signal when the clock enable signal is at the valid level and transferring data according to one of the transfer requests arbitrated by the arbiter.
- FIG. 1 illustrates an example of a data processing system in an embodiment
- FIG. 2 illustrates an example of a data processing system in another embodiment
- FIG. 3 illustrates an example of masters illustrated in FIG. 2 ;
- FIG. 4 illustrates an example of an operation of the data processing system illustrated in FIG. 2 ;
- FIG. 5 illustrates an example of masters in another embodiment
- FIG. 6 illustrates an example of an operation of a data processing system having the master illustrated in FIG. 5 ;
- FIG. 7 illustrates another example of an operation of the data processing system having the master illustrated in FIG. 5 ;
- FIG. 8 illustrates an example of masters in another embodiment
- FIG. 9 illustrates an example of an operation of a data processing system having the master illustrated in FIG. 8 ;
- FIG. 10 illustrates another example of an operation of the data processing system having the master illustrated in FIG. 8 ;
- FIG. 11 illustrates an example of a data processing system in another embodiment
- FIG. 12 illustrates an example of an operation of the data processing system illustrated in FIG. 11 .
- FIG. 1 illustrates an example of a data processing system DPS in an embodiment.
- the data processing system DPS has a plurality of masters MST (MST 1 , MST 2 ), an arbiter ARB, a clock enable generation circuit CKEGEN, and a slave SLV.
- the masters MST have a function of outputting transactions such as transfer requests TREQ (TREQ 1 , TREQ 2 ), and each operates as a bus master.
- Each transfer request TREQ includes a control signal and an address signal for accessing the slave SLV.
- the slave SLV is a semiconductor memory such as an SRAM, or a peripheral device such as a timer or a communication interface.
- Each master MST outputs, with the data transfer request TREQ of data, speed grade signals SPG (SPG 1 , SPG 2 ) indicating a data transfer speed. For example, each master MST outputs a speed grade signal SPG for each transfer request TREQ.
- the arbiter ARB has a judgment circuit JDG and selectors SEL 1 and SEL 2 .
- the judgment circuit JDG outputs a selection control signal SELCNT in response to the transfer requests TREQ 1 - 2 .
- the selection control signal SELCNT is set to logic “0” in response to the transfer request TREQ 1 and set to logic “1” in response to the transfer request TREQ 2 .
- the judgment circuit JDG outputs the selection control signal SELCNT according to a certain priority when the transfer requests TREQ 1 - 2 compete.
- the priority of a transfer request TREQ 1 is higher than the priority of a transfer request TREQ 2 .
- the judgment circuit JDG outputs the selection control signal SELCNT of logic “0” in order to prioritize data transfer corresponding to the transfer request TREQ 1 .
- the judgment circuit JDG then outputs the selection control signal SELCNT of logic “1” in order to perform data transfer corresponding to the transfer request TREQ 2 , after the data transfer corresponding to the transfer request TREQ 1 .
- the selector SEL 1 While receiving the selection control signal SELCNT of logic “0”, the selector SEL 1 outputs the transfer request TREQ 1 as a transfer request TREQA. While receiving the selection control signal SELCNT of logic “1”, the selector SEL 1 outputs the transfer request TREQ 2 as the transfer request TREQA. While receiving the selection control signal SELCNT of logic “0”, the selector SEL 2 outputs the speed grade signal SPG 1 as a speed grade signal SPGA. While receiving the selection control signal SELCNT of logic “1”, the selector SEL 2 outputs the speed grade signal SPG 2 as the speed grade signal SPGA.
- Each of the speed grade signals SPG 1 - 2 is used to determine an operation frequency of the slave SLV and controls power consumption of the slave SLV.
- a dashed line indicates a signal line for changing the operation frequency of the slave SLV.
- the arbiter ARB selectively outputs the transfer request TREQ 1 (or TREQ 2 ) and the speed grade signal SPG 1 (or SPG 2 ) using the selectors SEL 1 - 2 , based on the result of judgment by the judgment circuit JDG. In other words, the arbiter ARB arbitrates the transfer requests TREQ 1 - 2 and the speed grade signals SPG 1 - 2 .
- the selectors SEL 1 - 2 may be formed by a single circuit.
- the clock enable generation circuit CKEGEN generates a clock enable signal CKE with a varying ratio of a valid level according to the speed grade signal SPGA which is either one of the speed grade signals SPG 1 - 2 arbitrated by the arbiter ARB. For example, when the speed grade signal SPCA has logic “0”, for example, the clock enable generation circuit CKEGEN generates the clock enable signal CKE that lowers the operation frequency of the slave SLV. When the speed grade signal SPGA has logic “1”, the clock enable generation circuit CKEGEN generates the clock enable signal CKE that raises the operation frequency of the slave SLV. For example, the clock enable generation circuit CKEGEN lowers the ratio of the period of the logic “1” which is the valid level of the clock enable signal CKE as illustrated in FIG. 4 , when lowering the operation frequency of the slave SLV.
- the slave SLV receives a clock signal CLK when the clock enable signal CKE is at the valid level and operates in synchronization with the received clock signal CLK. The longer the valid level period of the clock enable signal CKE is, the higher the frequency of the clock signal CLK becomes.
- the slave SLV then transfers, in response to the transfer request TREQ, data in synchronization with the clock signal CLK. Data transfer rate becomes higher and power consumption of the slave SLV becomes larger when the valid level ratio of the clock enable signal CKE is high and the frequency of the clock signal CLK is high. Data transfer rate becomes lower and power consumption of the slave SLV becomes smaller when the valid level ratio of the clock enable signal CKE is low and the frequency of the clock signal CLK is low.
- the slave SLV When the transfer request TREQA is a write request, the slave SLV writes the write data supplied from the master MST 1 or MST 2 into a memory area selected by an address in the slave SLV. If the transfer request TREQA is a read request, the slave SLV outputs the data stored in the memory area selected by an address to the master MST 1 or MST 2 .
- the data processing system DPS may have two or more slaves SLV.
- the masters MST 1 - 2 output the transfer requests TREQ 1 - 2 and the speed grade signals SPG 1 - 2 with information that indicates the slave SLV to be accessed.
- the arbiter ARB and the clock enable generation circuit CKEGEN are formed for each slave SLV.
- the speed grade signals SPG 1 - 2 are output from the masters MST 1 - 2 with the transfer requests TREQ 1 - 2 . Therefore, the clock enable generation circuit CKEGEN may generate the clock enable signal CKE corresponding to the speed grade signals SPG 1 - 2 for each of the transfer requests TREQ 1 - 2 . Accordingly, the frequency of the clock signal CLK that causes the slave SLV to operate (in other words, operation frequency of the slave SLV) may be changed for each of the transfer requests TREQ 1 - 2 , and power consumption of the slave SLV may be controlled more finely. As a result, a fine control may be easily performed on dynamic power of the data processing system DPS, and power consumption may be reduced without degrading performance of the data processing system DPS.
- FIG. 2 illustrates an example of a data processing system DPS in another embodiment.
- the components identical to those described in the above-mentioned embodiment are provided with identical symbols and detailed description thereof is omitted.
- the data processing system DPS is a microcomputer application product such as a digital consumer product.
- the data processing system DPS has a processor such as a CPU coupled via an interconnect INTC which is one type of a high-speed bus interface, a plurality of masters MST (MST 1 -MST 4 ), a plurality of slaves SLV (SLVa-SLVd), a bus bridge BBRG, and a clock control circuit CLKCNT coupled to the bus bridge BBRG via a low speed bus interface LSBUS.
- a processor such as a CPU coupled via an interconnect INTC which is one type of a high-speed bus interface
- MST 1 -MST 4 a plurality of masters MST (MST 1 -MST 4 ), a plurality of slaves SLV (SLVa-SLVd), a bus bridge BBRG, and a clock control circuit CLKCNT coupled to the bus bridge BBRG via a low speed bus interface LSBUS.
- CLKCNT clock control circuit
- the masters MST 1 - 4 each has a function of outputting transaction such as the transfer request TREQ (TREQ 1 -TREQ 4 ) and operates as bus masters with the CPU.
- the masters MST 1 - 4 each outputs speed grade signal SPG (SPG 1 -SPG 4 ) indicating data transfer speed with the data transfer request TREQ.
- SPG 1 -SPG 4 speed grade signal SPG
- each of the speed grade signals SPG 1 - 4 is output for each of the transfer requests TREQ 1 - 4 .
- the function of each of the speed grade signals SPG 1 - 4 is similar to that of FIG. 1 .
- the interconnect INTC has slave ports S 0 -S 4 , arbiters ARBa-ARBd, clock enable generation circuits CKEGENa-CKEGENd, and master ports Ma-Me.
- the slave ports S 0 -S 4 are coupled to the CPU and the masters MST 1 - 4 , respectively.
- the master ports Ma-Me are coupled to slaves SLVa-SLVd and the bus bridge BBRG, respectively.
- the arbiters ARBb-d, the clock enable generation circuits CKEGENb-d, and the master ports Mb-Md corresponding to the slaves SLVb-d are not formed when the data processing system DPS does not include the slaves SLVb-SLVd.
- Each of the arbiters ARBa-ARBd being a circuit similar to that of the arbiter ARB illustrated in FIG. 1 , has the judgment circuit JDG and the selectors SEL 1 - 2 .
- the judgment circuit JDG arbitrates the transfer requests TREQ 1 - 4 from the four masters MST 1 - 4 and outputs the selection control signal SCNT (one of SCNTa-SCNTd).
- SCNTa-d In order to identify the masters MST 1 - 4 , each of the selection control signals SCNTa-d has 2 bits, for example.
- the selector SEL 1 selects one of the transfer requests TREQ 1 - 4 according to the selection control signal SCNT and outputs it as a selection request TREQ (one of TREQa-TREQd).
- the selector SEL 2 selects one of the speed grade signals SPG 1 - 4 according to the selection control signal SCNT and outputs it as the speed grade signal SPG (one of SPGa-SPGd).
- a signal line for changing the operation frequency of the slaves SLVa-d is indicated by the dashed line.
- the path that transmits the address and the write data output from the masters MST 1 - 4 to the slaves SLVa-d is identical to the path that transmits the transfer requests TREQ 1 - 4 .
- the path that transmits the read data input to the masters MST 1 - 4 from the slaves SLVa-d is identical to the path that transmits the transfer requests TREQ 1 - 4 except that the transmission direction is reverse.
- Each of the clock enable generation circuits CKEGENa-CKEGENd generates the clock enable signal CKE (one of CKEa-CKEd) according to the speed grade signal SPG (one of SPGa-SPGd).
- the slaves SLVa-SLVd are semiconductor memories such as SRAMs or peripheral devices such as timers or communication interfaces.
- the bus bridge BBRG performs mutual conversion between the high-speed bus protocol of the interconnect INTC and the low-speed bus protocol of the low speed bus interface LSBUS.
- the clock control circuit CLKCNT has a clock generation circuit CLKGEN and a clock enable generation circuit MCKEGEN.
- the clock generation circuit CLKGEN and the clock enable generation circuit MCKEGEN are set according to frequency information that indicates the frequency of the clock signal supplied from the CPU via the slave port S 0 , the master port Me, the bus bridge BBRG, and the low speed bus interface LSBUS.
- the clock generation circuit CLKGEN generates clock signals CLK 1 - 4 to be respectively supplied to the masters MST 1 - 4 and clock signals CLKa-d to be respectively supplied to the slaves SLVa-SLVd, according to the frequency information from the CPU.
- the frequencies of the clock signals CLK 1 - 4 and CLKa-d are set to be equal in this example for simplicity, the frequencies of the clock signals CLK 1 - 4 and CLKa-d may be different from each other.
- the clock generation circuit CLKGEN may generate a clock signal to be supplied to the CPU, the interconnect INTC, and the bus bridge BBRG.
- the clock enable generation circuit MCKEGEN generates clock enable signals CKE 1 - 4 to be respectively supplied to the masters MST 1 - 4 , according to the frequency information from the CPU.
- the clock enable signals CKE 1 - 4 are fixed to logic “1” in this example for simplicity.
- FIG. 3 illustrates an example of the masters MST 1 - 4 illustrated in FIG. 2 .
- the masters MST 1 - 4 each has a transfer set register TRREG (TRREG 1 - 4 ) and a transfer control circuit TRCNT (TRCNT 1 - 4 ).
- TRREG 1 - 4 transfer set registers TRREG 1 - 4 are identical to each other and the transfer control circuits TRCNT 1 - 4 are identical to each other, although not particularly limited thereto.
- the transfer set registers TRREG 1 - 4 are set by a processor such as the CPU via the interconnect INTC.
- Each of the transfer set registers TRREG 1 - 4 has a transfer mode register TRMD.
- the transfer mode register TRMD indicates a burst transfer mode BRST at logic “1” and indicates a single transfer mode SNGL at logic “0”.
- the transfer mode register TRMD has set therein information that indicates the data transfer method.
- the burst transfer mode BRST is an operation mode that writes a plurality of pieces of data into the slave SLV (one of SLVa-SLVd), or reads a plurality of pieces of data from the slave SLV, in response to a single transfer request TREQ.
- the single transfer mode SNGL is an operation mode that writes a single piece of data into the slave SLV, or reads a single piece of data from the slave SLV, in response to a single transfer request TREQ.
- Each of the transfer control circuits TRCNT 1 - 4 has a function of generating the transfer request TREQ (one of TREQ 1 - 4 ) to access one of the slaves SLVa-SLVd and perform data input or output with the slaves SLVa-SLVd.
- each of the transfer control circuits TRCNT 1 - 4 has a function of generating the speed grade signal SPG (one of SPG 1 - 4 ), according to the transfer mode set in the corresponding transfer mode register TRMD.
- each of the transfer control circuits TRCNT 1 - 4 outputs, with the transfer request TREQ, the speed grade signal SPG of logic “0”.
- the transfer mode register TRMD indicates the burst transfer mode BRST (logic “1”), the speed grade signal SPG of logic “1” is output with the transfer request TREQ.
- Logic “0” indicating the register transfer mode or logic “1” indicating the data transfer mode may be stored in the transfer mode register TRMD.
- the register transfer mode is a transfer mode for accessing registers in the slaves SLVa-SLVd.
- the data transfer mode is a transfer mode for accessing memory cells in the slaves SLVa-SLVd.
- FIG. 4 illustrates an example of an operation of the data processing system DPS illustrated in FIG. 2 .
- FIG. 4 illustrates, as an example, a waveform of a signal output from the master MST 1 to the slave port S 1 and a waveform of a signal output from the master port Ma to the slave SLVa.
- the slave port S 1 operates in synchronization with a clock signal having the same frequency as the clock signal CLK 1 supplied to the master MST 1 .
- the master port Ma operates in synchronization with a clock signal having the same frequency as the clock signal CLKa supplied to the slave SLVa.
- the waveforms of the signals output from the masters MST 2 - 4 to the slave ports S 2 - 4 are similar to the waveform of the slave port S 1 .
- the waveforms of the signals output from the master ports Mb-d to the slaves SLVb-d are similar to the waveform of the master port Ma.
- the clock enable generation circuit MCKEGEN of the clock control circuit CLKCNT illustrated in FIG. 2 sets the clock enable signal CKE 1 to be supplied to the master MST 1 to logic “1” ( FIG. 4 ( a )). Therefore, the master MST 1 operates in synchronization with each rising edge of the clock signal CLK 1 .
- the transfer mode register TRMD of the master MST 1 illustrated in FIG. 3 has been set to the single transfer mode SNGL before the master MST 1 first outputs the transfer request TREQ 1 ( FIG. 4 ( b )). Therefore, in a clock cycle T 1 of the clock signal CLK 1 , the transfer control circuit TRCNT 1 illustrated in FIG. 3 outputs the speed grade signal SPG 1 of logic “0” with the transfer request TREQ 1 ( FIG. 4 ( c )).
- the transfer request TREQ 1 (the address AD and the control signal CNTL) is a data write request to the slave SLVa.
- the master MST 1 outputs a single piece of write data DATA in synchronization with a clock cycle T 2 of the clock signal CLK 1 ( FIG. 4 ( d )).
- the slave port S 1 receives the transfer request TREQ 1 and the speed grade signal SPG 1 in synchronization with the rising edge of clock cycle T 2 of the clock signal CLK 1 , and outputs the received signal to the arbiter ARBa.
- the arbiter ARBa outputs the transfer request TREQ 1 from the slave port S 1 to the master port Ma as the transfer request TREQa.
- the arbiter ARBa outputs the speed grade signal SPG 1 from the slave port S 1 to the clock enable generation circuit CKEGENa as the speed grade signal SPGa.
- the clock enable generation circuit CKEGENa illustrated in FIG. 2 receives the speed grade signal SPGa of logic “0”, inverts the logic level of a clock enable signal CKEa for each falling edge of the clock signal CLKa, and outputs it to the master port Ma ( FIG. 4 ( e )).
- the master port Ma outputs the clock enable signal CKEa to the slave SLVa.
- the master port Ma outputs the transfer request TREQa to the slave SLVa in synchronization with the rising edge of the clock signal CLKa appearing in the period of logic “1” of the clock enable signal CKEa ( FIG. 4 ( f )).
- the transfer request TREQa is output in the period of two clock cycles T 2 and T 3 .
- the master port Ma outputs a single piece of write data DATA to the slave SLVa in the period of two clock cycles T 4 and T 5 ( FIG. 4 ( g )).
- the rising edges of the odd-numbered clock cycles T 3 , T 5 , T 7 , and T 9 of the clock signal CLKa in this example are masked to be invalid.
- the slave SLVa operates in synchronization with the rising edge of the clock signal CLKa appearing in the period of logic “1” of the clock enable signal CKEa.
- the operation frequency of the slave SLVa becomes low when the valid level ratio (logic “1”) of the clock enable signal CKEa is low.
- the operation frequency of the slave SLVa becomes half the frequency of the clock signal CLKa. By lowering the operation frequency, dynamic power of the slave SLVa may be reduced.
- the slave SLVa receives the transfer request TREQa (the address AD and the control signal CNTL) from the master MST 1 in synchronization with the clock cycle T 2 of the clock signal CLKa, and starts a write operation. Next, the slave SLVa writes the write data DATA into an internal circuit such as a memory cell in the period of the clock cycles T 4 and T 5 of the clock signal CLKa.
- TREQa the address AD and the control signal CNTL
- the transfer mode register TRMD of the master MST 1 is rewritten from the single transfer mode SNGL into the burst transfer mode BRST in synchronization with a clock cycle T 7 of the clock signal CLK 1 ( FIG. 4 ( h )).
- the rewrite timing of the transfer mode register TRMD is not limited to the clock cycle T 7 and any one of the clock cycles T 3 -T 8 will suffice.
- the transfer control circuit TRCNT 1 of the master MST 1 outputs the transfer request TREQ 1 indicating the data write request to the slave SLVa and the speed grade signal SPG 1 of logic “1” indicating the burst transfer mode BRST, in synchronization with a clock cycle T 9 of the clock signal CLK 1 ( FIG. 4 ( i, j )).
- the burst length has been preliminarily set to “3”.
- the burst length is the number of times the write data is output from the master MST 1 or the number of times the read data is input to the master MST 1 in response to a single transfer request TREQ 1 .
- the master MST 1 outputs the write data DATA for a number of times corresponding to the burst length in synchronization with clock cycles T 10 -T 12 of the clock signal CLK 1 , respectively ( FIG. 4 ( k )).
- the slave port S 1 receives the transfer request TREQ 1 and the speed grade signal SPG 1 of logic “1” in synchronization with the rising edge of a clock cycle T 10 of the clock signal CLK 1 , and outputs the received signal to the arbiter ARBa. There is no competition among the transfer requests TREQ 1 - 4 .
- the clock enable generation circuit CKEGENa receives the speed grade signal SPG 1 of logic “1” as the speed grade signal SPGa, fixes the clock enable signal CKEa to logic “1”, and outputs it to the master port Ma ( FIG. 4 ( l )).
- the master port Ma outputs the clock enable signal CKEa of logic “1” to the slave SLVa.
- the master port Ma outputs the transfer request TREQa to the slave SLVa in synchronization with the clock cycle T 10 of the clock signal CLKa ( FIG. 4 ( m )).
- the slave SLVa receives the transfer request TREQa in the clock cycle T 10 of the clock signal CLKa and starts the write operation.
- the master port Ma outputs three pieces of write data DATA sequentially to the slave SLVa in synchronization with clock cycles T 11 -T 13 of the clock signal CLKa, respectively ( FIG. 4 ( n )).
- the slave SLVa then writes the three pieces of write data DATA sequentially into an internal circuit such as a memory cell in synchronization with the clock cycles T 11 -T 13 . In other words, a burst write operation is performed.
- the slave SLVa Since the clock enable signal CKEa is fixed to logic “1” in the burst transfer operation, the slave SLVa operates in synchronization with each of the rising edges of the clock signal CLKa. Accordingly, the operation frequency of the slave SLVa becomes high. In other words, when the valid level ratio (logic “1”) of the clock enable signal CKEa is high, the operation frequency of the slave SLVa becomes high, and the dynamic power of the slave SLVa increases. However, in the burst transfer mode BRST in which data transfer rate is desired to be high, the slave SLVa may be caused to operate at a high speed.
- the operation when the register transfer mode or the data transfer mode is stored in the transfer mode register TRMD is realized by replacing the single transfer mode SNGL of FIG. 4 with the register transfer mode and replacing the burst transfer mode BRST with the data transfer mode. In this occasion, a burst transfer with a burst length of “3” is performed as a transfer according to the data transfer mode.
- the operation frequency and power consumption of the slave SLVa may be dynamically changed for each transfer request TREQ 1 according to the logic of the speed grade signal SPG 1 .
- the operation frequency of the slave SLVa may be changed for each transfer request TREQ 1 in correspondence with the transfer mode (transfer method) set in the transfer mode register TRMD.
- the operation frequency of the slave SLVa may be raised during the burst transfer mode BRST and lowered during the single transfer mode SNGL.
- the operation frequency of the slave SLVa may be raised during the data transfer mode and lowered during the register transfer mode.
- FIG. 5 illustrates an example of masters MST 1 -MST 4 in another embodiment.
- the components identical to those described in the above-mentioned embodiment are provided with identical symbols and detailed description thereof is omitted.
- the configuration excluding the masters MST 1 - 4 is similar to that of the data processing system DPS illustrated in FIG. 2 .
- the transfer set registers TRREG 1 - 4 and the transfer control circuits TRCNT 1 - 4 are different from those of FIG. 3 .
- Each of the transfer set registers TRREG 1 - 4 has a speed grade set register SPGSET added to each of the transfer set registers TRREG 1 - 4 illustrated in FIG. 3 .
- the speed grade set register SPGSET sets the transfer mode register TRMD to an invalid state at logic “0” and sets the transfer mode register TRMD to a valid state at logic “1”. For example, the speed grade set register SPGSET is set to logic “0” if the data processing system DPS has been set to a low power mode.
- Each of the transfer control circuits TRCNT 1 - 4 has an AND circuit which receives the logic of the transfer mode register TRMD and the logic of speed grade set register SPGSET.
- the transfer control circuits TRCNT 1 - 4 output the speed grade signals SPG 1 - 4 with the transfer requests TREQ 1 - 4 , respectively, according to the result of operation by the AND circuit.
- each of the speed grade signals SPG 1 - 4 is fixed to logic “0” indicating a preliminarily set low transfer speed, regardless of the set value of the transfer mode register TRMD.
- each of the speed grade signals SPG 1 - 4 is output according to the set value of the transfer mode register TRMD.
- Logic “0” indicating the register transfer mode or logic “1” indicating the data transfer mode may be stored in the transfer mode register TRMD.
- FIG. 6 illustrates an example of an operation of the data processing system DPS having the masters MST 1 -MST 4 illustrated in FIG. 5 . Detailed description of an operation identical to that of FIG. 4 is omitted.
- FIG. 6 illustrates, similarly to FIG. 4 , a waveform of a signal output from the master MST 1 to the slave port S 1 and a waveform of a signal output from the master port Ma to the slave SLVa.
- the data processing system DPS has entered the low power mode and the speed grade set register SPGSET of the master MST 1 illustrated in FIG. 5 has been set to logic “0” ( FIG. 6 ( a )). Therefore, the speed grade signal SPG 1 is fixed to logic “0” regardless of the value of the transfer mode register TRMD ( FIG. 6 ( b )).
- the operation of the master MST 1 and the operation of the slave SLVa up to the clock cycle T 9 are identical to those of FIG. 4 .
- the clock enable generation circuit CKEGENa receives the speed grade signal SPG 1 of logic “0” and changes the logic level of the clock enable signal CKEa for each falling edge of the clock signal CLKa ( FIG. 6 ( c )).
- the master port Ma then outputs the transfer request TREQa and the three pieces of write data DATA to the slave SLVa with a period twice that of FIG. 4 ( FIG. 6 ( d )). In other words, the operation frequency of the slave SLVa is lowered and the burst write operation is performed in a low power consumption state.
- FIG. 7 illustrates another example of an operation of the data processing system DPS having the masters MST 1 -MST 4 illustrated in FIG. 5 . Detailed description of an operation identical to that of FIG. 4 is omitted.
- FIG. 7 illustrates, similarly to FIG. 4 , a waveform of a signal output from the master MST 1 to the slave port S 1 and a waveform of a signal output from the master port Ma to the slave SLVa.
- the speed grade set register SPGSET of the master MST 1 illustrated in FIG. 5 has been set to logic “1” ( FIG. 7 ( a )). Therefore, the speed grade signal SPG 1 is output from the master MST 1 , with the transfer request TREQ 1 , according to the value of the transfer mode register TRMD ( FIG. 7 ( b, c )). Accordingly, the operation of the slave SLVa becomes identical to that of FIG. 4 .
- the operation when logic “0” indicating the register transfer mode or logic “1” indicating the data transfer mode is stored in the transfer mode register TRMD is indicated by replacing the single transfer mode SNGL with the register transfer mode and replacing the burst transfer mode BRST with the data transfer mode.
- a burst transfer with a burst length of “3” is performed as a transfer according to the data transfer mode.
- the operation frequency of the slave SLVa may be set regardless of the set value of the transfer mode register TRMD by providing each of the transfer set registers TRREG 1 - 4 with the speed grade set register SPGSET which sets the transfer mode register TRMD to a valid or invalid state. For example, when the data processing system DPS has entered the low power mode, a simple control may lower the power consumption of the slave SLVa by setting the speed grade set register SPGSET to logic “0”.
- FIG. 8 illustrates an example of masters MST 1 -MST 4 in another embodiment.
- the components identical to those described in the above-mentioned embodiment are provided with identical symbols and detailed description thereof is omitted.
- the configuration excluding the masters MST 1 - 4 is similar to that of the data processing system DPS illustrated in FIG. 2 .
- the transfer set registers TRREG 1 - 4 and the transfer control circuits TRCNT 1 - 4 are different from those of FIG. 3 .
- Each of the transfer set registers TRREG 1 - 4 has a transfer address register TRAD, a speed grade set register SPGSET and address area registers MSUAD, MSBAD, HSUAD, and HSBAD added to each of the transfer set registers TRREG 1 - 4 illustrated in FIG. 3 .
- the address area registers MSUAD, MSBAD, HSUAD, and HSBAD may be formed for each of the slaves SLVa-d illustrated in FIG. 1 , although not particularly limited thereto.
- the function of the speed grade set register SPGSET is similar to that of FIG. 5 . Since the transfer set registers TRREG 1 - 4 are identical to each other, the transfer set register TRREG 1 will be described below.
- the transfer address register TRAD stores the transfer address of a memory or a register in the slave SLV (one of the slaves SLVa-d) that transfers data in response to the transfer request TREQ 1 .
- the address area registers MSUAD and MSBAD respectively indicate the upper and lower limits of an address area MID in which the corresponding slaves SLVa-d is caused to operate at a middle speed in response to the transfer request TREQ 1 .
- the address area registers HSUAD and HSBAD respectively indicate the upper and lower limits of the address area HIGH in which the corresponding slaves SLVa-d is caused to operate at a high speed in response to the transfer request TREQ 1 .
- the slave SLVa is always caused to operate at a middle speed and the slave SLVb is always caused to operate at a high speed, for example.
- the upper and lower limits of the address indicating the slave SLVa may be set in the address area registers MSUAD and MSBAD, and the upper and lower limits of the address indicating the slave SLVb may be set in the address area registers HSUAD and HSBAD.
- “0x1FFF”, “0x1000”, “0x0FFF”, and “0x0000” indicates hexadecimal numbers, where “x” within the hexadecimal numbers indicates an arbitrary value from “0” to “F”.
- the area excluding the address areas MID and HIGH is an address area LOW which causes the slaves SLVa-d to operate at a low speed.
- the address areas MID, HIGH, and LOW include addresses of a memory and a register formed in each of the slaves SLVa-d.
- the transfer control circuits TRCNT 1 - 4 respectively output the 2-bit speed grade signals SPG 1 - 4 with the transfer requests TREQ 1 - 4 . Since the transfer control circuits TRCNT 1 - 4 are identical to each other, the transfer control circuit TRCNT 1 will be described below. Similarly to FIG. 5 , the transfer control circuit TRCNT 1 has a function of fixing the speed grade signal SPG 1 to binary “00” when the speed grade set register SPGSET is at logic “0”. The binary “00” of the speed grade signal SPG 1 indicates a data transfer at a low speed. In the following description, logic of the speed grade signal SPG 1 is indicated by a binary number.
- the transfer control circuit TRCNT 1 sets the logic of the speed grade signal SPG 1 , according to the value of transfer address register TRAD. For example, when the transfer address stored in the transfer address register TRAD is included in the address area MID, the speed grade signal SPG 1 is set to “01”, which indicates data transfer at a middle speed. When the transfer address stored in the transfer address register TRAD is included in the address area HIGH, the speed grade signal SPG 1 is set to “10”, which indicates data transfer at a high speed. When the transfer address stored in the transfer address register TRAD is not included in either of the address areas MID and HIGH, the speed grade signal SPG 1 is set to “00”, which indicates data transfer at a low speed.
- FIG. 9 illustrates an example of an operation of the data processing system DPS having the masters MST 1 -MST 4 illustrated in FIG. 8 . Detailed description of an operation identical to that of FIG. 4 is omitted.
- FIG. 9 illustrates, similarly to FIG. 4 , a waveform of a signal output from the master MST 1 to the slave port S 1 and a waveform of a signal output from the master port Ma to the slave SLVa.
- the data processing system DPS has entered the low power mode and the speed grade set register SPGSET has been set to logic “0”.
- the speed grade set register SPGSET of the master MST 1 illustrated in FIG. 8 has been set to logic “0” ( FIG. 9 ( a )). Therefore, the speed grade signal SPG 1 is fixed to binary “00” regardless of the value of the transfer mode register TRMD ( FIG. 9 ( b )).
- the operation of the master MST 1 is identical to that of FIG. 4 except that the transfer address AD included in the transfer request TREQ 1 is illustrated.
- the clock enable generation circuit CKEGENa illustrated in FIG. 2 receives “00” of the speed grade signal SPGa and sets the clock enable signal CKEa to logic “1”, once in three clock cycles of the clock signal CLKa ( FIG. 9 ( c )). Accordingly, the operation frequency of the slave SLVa becomes one third of the frequency of the clock signal CLKa and the data transfer rate also becomes one third. In other words, when the speed grade signal SPG 1 of logic “00” is output with the transfer request TREQ 1 , the slave SLVa operates in a low speed mode in the single transfer mode SNGL and the burst transfer mode BRST. Accordingly, power consumption of the slave SLVa may be reduced, similarly to FIG. 6 .
- FIG. 10 illustrates another example of an operation of the data processing system DPS having the masters MST 1 -MST 4 illustrated in FIG. 8 . Detailed description of an operation identical to that of FIG. 4 is omitted.
- FIG. 10 illustrates, similarly to FIG. 4 , a waveform of a signal output from the master MST 1 to the slave port S 1 and a waveform of a signal output from the master port Ma to the slave SLVa.
- the speed grade set register SPGSET of the master MST 1 illustrated in FIG. 8 has been set to logic “1” ( FIG. 10 ( a )). Therefore, the speed grade signal SPG 1 is output from the master MST 1 with the transfer request TREQ 1 , according to the transfer address AD stored in the transfer address register TRAD.
- the transfer control circuit TRCNT 1 outputs the speed grade signal SPG 1 of logic “01” with the transfer request TREQ ( FIG. 10 ( c )).
- the clock enable generation circuit CKEGENa illustrated in FIG. 2 receives the speed grade signal SPG 1 of logic “01” and sets the clock enable signal CKEa to logic “1”, once in two clock cycles ( FIG. 10 ( d )).
- the operation frequency of the slave SLVa becomes one half of the frequency of the clock signal CLKa and the data transfer rate also becomes one half.
- the slave SLVa operates in a middle speed mode in the single transfer mode SNGL.
- the clock enable generation circuit CKEGENa illustrated in FIG. 2 receives the speed grade signal SPG 1 of logic “10” and fixes the clock enable signal CKEa to logic “1” ( FIG. 10 ( g )). Accordingly, a burst transfer of data is performed at the highest transfer rate, similarly to the clock cycles T 10 -T 13 illustrated in FIG. 4 . In other words, when the speed grade signal SPG 1 of logic “10” is output with the transfer request TREQ 1 , the slave SLVa operates in a high speed mode in the burst transfer mode BRST.
- this embodiment also brings about a similar effect to that of the above-mentioned embodiments. Furthermore, the operation frequency of the slave SLVa may be changed according to the address AD accessed. Therefore, a fine control of the dynamic power of the data processing system DPS may be easily performed according to the type of data transferred or application, and power consumption may be reduced without degrading the performance of the data processing system DPS.
- FIG. 11 illustrates an example of a data processing system DPS in another embodiment.
- the interconnect INTC has protocol conversion circuits PCNV provided between the arbiters ARBa-d and the master ports Mb-Md, respectively.
- the masters MST 1 - 4 are similar to those of FIG. 5 .
- the masters MST 1 - 4 may be similar to those of FIG. 8 .
- the configuration excluding the protocol conversion circuits PCNV and the masters MST 1 - 4 is similar to that of FIG. 2 .
- the protocol conversion circuit PCNV converts the transfer request TREQ (one of TREQ 1 - 4 ) according to the burst transfer mode BRST into a plurality of transfer requests TREQ according to the single transfer mode SNGL.
- FIG. 12 illustrates an example of an operation of the data processing system DPS illustrated in FIG. 11 . Detailed description of an operation identical to that of FIG. 4 is omitted.
- the transfer request TREQ 2 is output from the master MST 2 to the slave SLVa after the transfer request TREQ 1 has been output from the master MST 1 to the slave.
- SLVa FIG. 12 ( a, b )
- the transfer mode registers TRMD of the masters MST 1 - 2 are both set to logic “1” indicating burst transfer mode BRST.
- the speed grade set register SPGSET of the master MST 1 is set to logic “0”, and the speed grade signal SPG 1 is fixed to logic “0” ( FIG. 12 ( c )).
- the data transfer speed corresponding to the transfer request TREQ 1 from the master MST 1 is set to be lowest.
- the speed grade set register SPGSET of the master MST 2 is set to logic “1”, and the speed grade signal SPG 2 is set to logic “1” with the transfer request TREQ 2 ( FIG. 12 ( d )).
- the data transfer speed corresponding to the transfer request TREQ 2 from the master MST 2 is set higher than the data transfer speed corresponding to the transfer request TREQ 1 from the master MST 1 .
- the protocol conversion circuit PCNV corresponding to the arbiter ARBa illustrated in FIG. 11 divides the transfer request TREQ 1 according to the burst transfer mode BRST into a plurality of transfer requests TREQa according to the single transfer mode SNGL when the speed grade signal SPGa is at logic “0”.
- the protocol conversion circuit PCNV then outputs one of the plurality of transfer requests TREQa according to the single transfer mode SNGL to the master port Ma ( FIG. 12 ( e )).
- the slave SLVa receives the first transfer request TREQ 1 (BRST) by the master MST 1 as the transfer request TREQa (SNGL) and writes data DA 0 into the address A 0 ( FIG. 12 ( f )).
- the arbiter ARBa receives the transfer request TREQ 2 (BRST) from the master MST 2 and transmits it to the protocol conversion circuit PCNV.
- the protocol conversion circuit PCNV determines to prioritize the transfer request TREQ 2 from the master MST 2 because the speed grade signal SPG 2 from the master MST 2 indicates logic “1”.
- the protocol conversion circuit PCNV then temporarily interrupts the transfer operation associated with the transfer request TREQ 1 from the master MST 1 , and outputs the transfer request TREQ 2 (BRST) from the master MST 2 to the master port Ma as the transfer request TREQa (BRST) ( FIG. 12 ( g )).
- the slave SLVa operates in response to the transfer request TREQa (BRST) from the master MST 2 and writes data DB 0 , DB 1 , and DB 2 sequentially into three successive addresses including the head address B 0 ( FIG. 12 ( h )). In other words, the burst write operation is performed.
- the master MST 1 While the burst transfer by the master MST 2 is being performed, the master MST 1 receives a wait signal via the slave port S 1 . Accordingly, the master MST 1 continues to output the second write data DA 1 ( FIG. 12 ( i )).
- this embodiment also brings about a similar effect to that of the above-mentioned embodiments. Furthermore, data transfer according to the burst transfer mode BRST of a high transfer speed may be performed with a higher priority by dividing the data transfer according to the burst transfer mode BRST of a low transfer speed into data transfers according to the single transfer mode SNGL. As a result, power consumption may be reduced without degrading the performance of the data processing system DPS.
- the transfer request TREQ 1 may be output from the slave SLVa to the master MST 1 in order to read data.
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Power Sources (AREA)
Abstract
Description
Claims (8)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010140184A JP5434812B2 (en) | 2010-06-21 | 2010-06-21 | Data processing system |
JP2010-140184 | 2010-06-21 |
Publications (2)
Publication Number | Publication Date |
---|---|
US20110314197A1 US20110314197A1 (en) | 2011-12-22 |
US8799699B2 true US8799699B2 (en) | 2014-08-05 |
Family
ID=45329688
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/041,845 Expired - Fee Related US8799699B2 (en) | 2010-06-21 | 2011-03-07 | Data processing system |
Country Status (2)
Country | Link |
---|---|
US (1) | US8799699B2 (en) |
JP (1) | JP5434812B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10019306B2 (en) | 2016-04-27 | 2018-07-10 | Western Digital Technologies, Inc. | Collision detection for slave storage devices |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP2506470B1 (en) * | 2011-03-29 | 2013-05-29 | Alcatel Lucent | Method, apparatus and system for time distribution in a telecommunications network |
CN108196244B (en) * | 2018-02-02 | 2021-06-08 | 北京理工大学 | Optical fiber array phased array deflection transmitting system based on SPGD algorithm |
KR20210012439A (en) * | 2019-07-25 | 2021-02-03 | 삼성전자주식회사 | Master device and method of controlling the same |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5440751A (en) * | 1991-06-21 | 1995-08-08 | Compaq Computer Corp. | Burst data transfer to single cycle data transfer conversion and strobe signal conversion |
US20020029365A1 (en) * | 1998-12-17 | 2002-03-07 | Yoshimichi Sato | Information processing apparatus |
US20020133645A1 (en) * | 2001-03-16 | 2002-09-19 | Samsung Electronics Co., Ltd. | Direct memory access controller for converting a transfer mode flexibly in accordance with a data transfer counter value |
US20030043790A1 (en) * | 2001-09-06 | 2003-03-06 | Philip Gutierrez | Multi-master bus architecture for system -on-chip designs |
US7007121B1 (en) * | 2002-02-27 | 2006-02-28 | Xilinx, Inc. | Method and apparatus for synchronized buses |
JP2007207121A (en) | 2006-02-03 | 2007-08-16 | Canon Inc | Data processor and control method therefor |
US20090083559A1 (en) | 2007-09-21 | 2009-03-26 | Canon Kabushiki Kaisha | Electronic device and method of controlling power thereof |
US20090313441A1 (en) * | 2005-07-06 | 2009-12-17 | Tetsuji Mochida | Access control device, access control integrated circuit, and access control method |
US20100223409A1 (en) * | 2006-06-15 | 2010-09-02 | Canon Kabushiki Kaisha | Bus arbitration apparatus and method |
US20110145622A1 (en) * | 2009-12-11 | 2011-06-16 | Ati Technologies Ulc | Device configured to switch a clock speed for multiple links running at different clock speeds and method for switching the clock speed |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6454562A (en) * | 1987-08-26 | 1989-03-02 | Fujitsu Ltd | Data transfer control system |
JP2000020462A (en) * | 1998-06-30 | 2000-01-21 | Toshiba Corp | Bus system to be applied to computer system |
JP2003345455A (en) * | 2002-05-24 | 2003-12-05 | Mitsubishi Electric Corp | Data processor |
JP2004038333A (en) * | 2002-06-28 | 2004-02-05 | Nec Engineering Ltd | Data transfer system |
JP2004258871A (en) * | 2003-02-25 | 2004-09-16 | Matsushita Electric Ind Co Ltd | Bus arbitration circuit |
JP2007094649A (en) * | 2005-09-28 | 2007-04-12 | Kyocera Mita Corp | Access arbitration circuit |
JP2008041106A (en) * | 2007-09-10 | 2008-02-21 | Fujitsu Ltd | Semiconductor integrated circuit device, clock control method and data transfer control method |
-
2010
- 2010-06-21 JP JP2010140184A patent/JP5434812B2/en active Active
-
2011
- 2011-03-07 US US13/041,845 patent/US8799699B2/en not_active Expired - Fee Related
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5440751A (en) * | 1991-06-21 | 1995-08-08 | Compaq Computer Corp. | Burst data transfer to single cycle data transfer conversion and strobe signal conversion |
US20020029365A1 (en) * | 1998-12-17 | 2002-03-07 | Yoshimichi Sato | Information processing apparatus |
US20020133645A1 (en) * | 2001-03-16 | 2002-09-19 | Samsung Electronics Co., Ltd. | Direct memory access controller for converting a transfer mode flexibly in accordance with a data transfer counter value |
US20030043790A1 (en) * | 2001-09-06 | 2003-03-06 | Philip Gutierrez | Multi-master bus architecture for system -on-chip designs |
US7007121B1 (en) * | 2002-02-27 | 2006-02-28 | Xilinx, Inc. | Method and apparatus for synchronized buses |
US20090313441A1 (en) * | 2005-07-06 | 2009-12-17 | Tetsuji Mochida | Access control device, access control integrated circuit, and access control method |
JP2007207121A (en) | 2006-02-03 | 2007-08-16 | Canon Inc | Data processor and control method therefor |
US20100223409A1 (en) * | 2006-06-15 | 2010-09-02 | Canon Kabushiki Kaisha | Bus arbitration apparatus and method |
US20090083559A1 (en) | 2007-09-21 | 2009-03-26 | Canon Kabushiki Kaisha | Electronic device and method of controlling power thereof |
JP2009075973A (en) | 2007-09-21 | 2009-04-09 | Canon Inc | Electronic apparatus and power control method therefor |
US20110145622A1 (en) * | 2009-12-11 | 2011-06-16 | Ati Technologies Ulc | Device configured to switch a clock speed for multiple links running at different clock speeds and method for switching the clock speed |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10019306B2 (en) | 2016-04-27 | 2018-07-10 | Western Digital Technologies, Inc. | Collision detection for slave storage devices |
US10761923B2 (en) | 2016-04-27 | 2020-09-01 | Western Digital Technologies, Inc. | Collision detection for slave storage devices |
Also Published As
Publication number | Publication date |
---|---|
JP2012003654A (en) | 2012-01-05 |
JP5434812B2 (en) | 2014-03-05 |
US20110314197A1 (en) | 2011-12-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6950910B2 (en) | Mobile wireless communication device architectures and methods therefor | |
JP4856379B2 (en) | Protocol conversion arbitration circuit, system including the same, and signal conversion arbitration method | |
JP4737438B2 (en) | Information processing apparatus that shares resources among multiple processing units | |
JP3661235B2 (en) | Shared memory system, parallel processor and memory LSI | |
US8531893B2 (en) | Semiconductor device and data processor | |
KR0133236B1 (en) | Shared memory system and arbitration method and system | |
WO2005119465A1 (en) | Data processing unit and bus arbitration unit | |
KR20070059859A (en) | On-chip communication architecture | |
KR100633773B1 (en) | Bus system and method of bus arbitration | |
EP2015192A1 (en) | A bus arbitration device | |
US8799699B2 (en) | Data processing system | |
JP5609326B2 (en) | Clock divider circuit | |
KR100706801B1 (en) | Multi processor system and data transfer method thereof | |
JP2006040276A (en) | Bus arbitration system for saving on power consumption based on selective clock control and method thereof | |
JP2006164070A (en) | Data buffer circuit, interface circuit, and their control methods | |
KR100487218B1 (en) | Apparatus and method for interfacing an on-chip bus | |
JP6725970B2 (en) | Multiprocessor system | |
JP2005157929A (en) | Semiconductor device | |
WO2005045679A1 (en) | Controller of synchronous memory and electronic device | |
KR100579419B1 (en) | Device of interfacing AMBA for DDR SDRAM | |
JP2004110224A (en) | Data transferring circuit | |
JPH1063566A (en) | Memory arbitrating circuit and electronic circuit | |
JP2000187641A (en) | Information transmitting circuit | |
JP2003036239A (en) | Communication control circuit for central processing unit | |
JP2012068704A (en) | Bus system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: FUJITSU SEMICONDUCTOR LIMITED, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HASHIMOTO, AKINORI;REEL/FRAME:025936/0584 Effective date: 20110127 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
AS | Assignment |
Owner name: SOCIONEXT INC., JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FUJITSU SEMICONDUCTOR LIMITED;REEL/FRAME:035508/0637 Effective date: 20150302 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20220805 |