US8691628B2 - Method of manufacturing semiconductor device, manufacturing program, and manufacturing apparatus - Google Patents
Method of manufacturing semiconductor device, manufacturing program, and manufacturing apparatus Download PDFInfo
- Publication number
- US8691628B2 US8691628B2 US13/226,152 US201113226152A US8691628B2 US 8691628 B2 US8691628 B2 US 8691628B2 US 201113226152 A US201113226152 A US 201113226152A US 8691628 B2 US8691628 B2 US 8691628B2
- Authority
- US
- United States
- Prior art keywords
- section
- semiconductor chip
- semiconductor
- region
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active, expires
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/67—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
- H01L21/683—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L21/6835—Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L21/6836—Wafer tapes, e.g. grinding or dicing support tapes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/27—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/741—Apparatus for manufacturing means for bonding, e.g. connectors
- H01L24/743—Apparatus for manufacturing layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
- H01L24/92—Specific sequence of method steps
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
- H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
- H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
- H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L25/0657—Stacked arrangements of devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2221/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
- H01L2221/67—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
- H01L2221/683—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
- H01L2221/68304—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
- H01L2221/68327—Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support used during dicing or grinding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/273—Manufacturing methods by local deposition of the material of the layer connector
- H01L2224/2731—Manufacturing methods by local deposition of the material of the layer connector in liquid form
- H01L2224/27312—Continuous flow, e.g. using a microsyringe, a pump, a nozzle or extrusion
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/278—Post-treatment of the layer connector
- H01L2224/27848—Thermal treatments, e.g. annealing, controlled cooling
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/27—Manufacturing methods
- H01L2224/279—Methods of manufacturing layer connectors involving a specific sequence of method steps
- H01L2224/27901—Methods of manufacturing layer connectors involving a specific sequence of method steps with repetition of the same manufacturing step
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29016—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29016—Shape in side view
- H01L2224/29017—Shape in side view being non uniform along the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/2901—Shape
- H01L2224/29016—Shape in side view
- H01L2224/29018—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3201—Structure
- H01L2224/32012—Structure relative to the bonding area, e.g. bond pad
- H01L2224/32014—Structure relative to the bonding area, e.g. bond pad the layer connector being smaller than the bonding area, e.g. bond pad
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/3205—Shape
- H01L2224/32057—Shape in side view
- H01L2224/32059—Shape in side view comprising protrusions or indentations
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32135—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
- H01L2224/32145—Disposition the layer connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33183—On contiguous sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73215—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
- H01L2224/92—Specific sequence of method steps
- H01L2224/922—Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
- H01L2224/9222—Sequential connecting processes
- H01L2224/92242—Sequential connecting processes the first connecting process involving a layer connector
- H01L2224/92247—Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/93—Batch processes
- H01L2224/94—Batch processes at wafer-level, i.e. with connecting carried out on a wafer comprising a plurality of undiced individual devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/0651—Wire or wire-like electrical connections from device to substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06555—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking
- H01L2225/06562—Geometry of the stack, e.g. form of the devices, geometry to facilitate stacking at least one device in the stack being rotated or offset
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
- H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
- H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
- H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
- H01L2225/06503—Stacked arrangements of devices
- H01L2225/06593—Mounting aids permanently on device; arrangements for alignment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
- H01L23/3121—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L24/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/93—Batch processes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Definitions
- Embodiments described herein relate generally to a method of manufacturing a semiconductor device, a manufacturing program, and a manufacturing apparatus.
- the semiconductor memory chip is mounted on a substrate on which a circuit pattern is formed.
- a plurality of memory chips are stacked stepwise on the substrate according to a request for high-density packaging.
- bonding intensity improvement of the intensity of chips (so-called bonding intensity) is desired to connect electrodes in a region of an upper semiconductor chip not in contact with a lower semiconductor chip.
- FIG. 1 is a flowchart for explaining a method of manufacturing a semiconductor device according to an embodiment
- FIG. 2 is a diagram of a semiconductor wafer viewed from the front surface side
- FIG. 3 is an arrow sectional view taken along line A-A shown in FIG. 2 ;
- FIG. 4 is a diagram for explaining a step of the method of manufacturing a semiconductor device according to the embodiment.
- FIG. 5 is an arrow sectional view taken along line A-A shown in FIG. 2 , wherein a state after the step of FIG. 4 is shown;
- FIG. 6 is a diagram for explaining a step of the method of manufacturing a semiconductor device according to the embodiment.
- FIG. 7 is an arrow sectional view taken along line A-A shown in FIG. 2 , wherein a state after the step of FIG. 6 is shown;
- FIG. 8 is a diagram for explaining a step of the method of manufacturing a semiconductor device according to the embodiment.
- FIG. 9 is an arrow sectional view taken along line A-A shown in FIG. 2 , wherein a state after the step of FIG. 8 is shown;
- FIG. 10 is a diagram of the semiconductor wafer viewed from the rear surface side, wherein a state after the step of FIG. 8 is shown;
- FIG. 11 is a sectional view of a semiconductor device according to the embodiment.
- FIG. 12 is an arrow sectional view taken along line B-B shown in FIG. 10 , wherein a state in which an adhesive is applied to the rear surface is shown;
- FIG. 13 is a sectional view of a semiconductor chip separated from the semiconductor wafer
- FIG. 14 is a diagram of the semiconductor chip viewed from the rear surface side
- FIG. 15 is a side view of an application apparatus
- FIG. 16 is an arrow view taken along line D-D shown in FIG. 15 ;
- FIG. 17 is a sectional view of a semiconductor device according to a first modification of the embodiment.
- FIG. 18A is a sectional view of a semiconductor device according to a second modification of the embodiment.
- FIG. 18B is a sectional view of a semiconductor device according to a third modification of the embodiment.
- FIG. 19 is a diagram of a semiconductor chip included in the semiconductor device shown in FIG. 18 viewed from the rear surface side;
- FIG. 20 is a sectional view of a semiconductor device according to a fourth modification of the embodiment.
- FIG. 21 is a diagram of a semiconductor chip included in the semiconductor device shown in FIG. 20 viewed from the rear surface side;
- FIG. 22 is a sectional view of a semiconductor device according to a fifth modification of the embodiment.
- FIG. 23 is a diagram of a semiconductor chip included in the semiconductor device shown in FIG. 22 viewed from the rear surface side.
- a bonding layer is formed on a first surface of a chip region of a semiconductor wafer on which a plurality of chip regions are formed via a dicing region.
- the semiconductor wafer is divided along the dicing region to singulate semiconductor chips having the chip regions and the semiconductor chips are stacked stepwise via the bonding layer.
- a projected section where the bonding layer is formed thicker than the bonding layer in a second region that is in contact with the other semiconductor chip is provided.
- FIG. 1 is a flowchart for explaining the method of manufacturing a semiconductor device according to the embodiment.
- FIG. 2 is a diagram of a semiconductor wafer viewed from the front surface side.
- FIG. 3 is an arrow sectional view taken along line A-A shown in FIG. 1 .
- FIG. 4 is a diagram for explaining a step of the method of manufacturing a semiconductor device according to the embodiment.
- FIG. 5 is an arrow sectional view taken along line A-A shown in FIG. 1 , wherein a state after the step of FIG. 4 is shown.
- FIG. 6 is a diagram for explaining a step of the method of manufacturing a semiconductor device according to the embodiment.
- FIG. 7 is an arrow sectional view taken along line A-A shown in FIG. 1 , wherein a state after the step of FIG.
- FIG. 8 is a diagram for explaining a step of the method of manufacturing a semiconductor device according to the embodiment.
- FIG. 9 is an arrow sectional view taken along line A-A shown in FIG. 1 , wherein a state after the step of FIG. 8 is shown.
- FIG. 10 is a diagram of the semiconductor wafer viewed from the rear surface side, wherein a state after the step of FIG. 8 is shown.
- FIG. 11 is a sectional view of a semiconductor device according to the embodiment.
- the semiconductor wafer 1 includes a front surface (a second surface) la on which a plurality of chip regions 2 are provided and a rear surface (a first surface) 1 b on the opposite side of the front surface 1 a.
- a semiconductor element section including a semiconductor circuit and a wiring layer is formed in the chip region 2 .
- a dicing region 3 is provided among the chip regions 2 .
- the semiconductor wafer 1 is cut along the dicing region 3 , whereby the chip regions 2 can be divided from one another to singulate semiconductor chips 9 .
- grooves 4 are formed on the semiconductor wafer 1 along the dicing region 3 from the front surface 1 a side (step S 1 ).
- the grooves 4 of the semiconductor wafer 1 are formed using, for example, a blade 5 having blade thickness corresponding to the width of the dicing region 3 .
- the depth of the grooves 4 is set smaller than the thickness of the semiconductor wafer 1 and larger than the thickness at the time of completion of the singulated semiconductor chips 9 .
- the grooves 4 can be formed by etching or the like.
- the grooves 4 having such depth are formed on the semiconductor wafer 1 , whereby the chip regions 2 are sectioned from one another in a state corresponding to the thickness of the semiconductor chips.
- a protection sheet 6 is stuck on the front surface 1 a of the semiconductor wafer 1 on which the grooves 4 are formed (step S 2 ).
- the protection sheet 6 protects the semiconductor element section provided in the chip region 2 when the rear surface 1 b of the semiconductor wafer 1 is ground at a later step.
- the protection sheet 6 maintains the shape of the semiconductor wafer 1 after the chip regions 2 are singulated in the grinding step for the rear surface 1 b .
- a resin sheet such as a polyethylene terephthalate (PET) sheet having an adhesive layer is used.
- the rear surface 1 b of the semiconductor wafer 1 on which the protection sheet 6 is stuck is ground (step S 3 ).
- the rear surface 1 b of the semiconductor wafer 1 is mechanically ground using a lapping surface plate 7 .
- the grinding step for the rear surface 1 b of the semiconductor wafer 1 is carried out until the grooves 4 formed from the front surface 1 a side are exposed from the rear surface side.
- the rear surface 1 b of the semiconductor wafer 1 is ground in this way, whereby the chip regions 2 are divided and the semiconductor chips 9 are singulated (see FIG. 10 as well).
- the semiconductor chips 9 are not broken into pieces because the semiconductor chips 9 are held by the protection sheet 6 .
- the wafer shape is maintained.
- the semiconductor chips 9 are singulated from one another while the shape of the semiconductor wafer 1 is maintained by the protection sheet 6 .
- the grooves 4 are present among the singulated semiconductor chips 9 .
- An adhesive is applied to the rear surface 1 b of the semiconductor wafer 1 (step S 4 ).
- the application of the adhesive is performed by, for example, an application apparatus explained in detail later.
- the semiconductor chips 9 are pushed up from the semiconductor wafer 1 via the protection sheet 6 (step S 5 ).
- the semiconductor chips 9 are stacked stepwise on a substrate 51 , on which a circuit pattern is formed, while being shifted in one direction parallel to the front surface 1 a and the rear surface 1 b (step S 6 ).
- the front surface of the substrate 51 is resin-molded (step S 7 ), whereby the semiconductor device 50 is manufactured (see FIG. 11 as well).
- a bonding layer 10 is formed on the rear surface 1 b of the semiconductor wafer 1 by the application of the adhesive at step S 4 .
- the semiconductor chip 9 is bonded to the lower stacked semiconductor chip 9 via the bonding layer 10 .
- FIG. 13 is a sectional view of the semiconductor chip 9 separated from the semiconductor wafer.
- FIG. 14 is a diagram of the semiconductor chip viewed from the rear surface 1 b side.
- the thickness of the bonding layer 10 is not uniform over the entire rear surface 1 b of the semiconductor chip 9 .
- a projected section 10 a formed thicker than the other region is provided in a part of the rear surface 1 b .
- a step is not always provided between a section where the thickness of the bonding layer 10 is small and the projected section 10 a . In some case, the thickness of the bonding layer 10 smoothly changes.
- the thickness of the projected section 10 a only has to be at least larger than the thickness of the other section.
- the projected section 10 a is formed to be located, on the rear surface 1 b side of the semiconductor chip 9 , in a region (a first region) P 1 not in contact with the lower stacked semiconductor chip 9 . In this embodiment, the entire region P 1 is filled with the projected section 10 a . In the projected section 10 a , the bonding layer 10 is formed thicker than a region (a second region) P 2 in contact with the lower stacked semiconductor chip 9 . The thickness of the projected section 10 a is thickness for setting the projected section 10 a in contact with the front surface of the substrate 51 when the semiconductor chip 9 is stacked.
- the thickness of the semiconductor chip 9 is 20 micrometers and the thickness of the bonding layer 10 in the region P 2 is 10 micrometers
- the thickness of the boding layer in the projected section 10 a is about 40 micrometers (the height of the step is 30 micrometers).
- the bonding layer 10 is formed by applying an adhesive containing resin and a solvent to the rear surface 1 b of the semiconductor wafer 1 and semi-hardening the adhesive.
- the shapes of the entire region P 1 and the projected section 10 a do not have to completely coincide with each other. This is because the projected section 10 a is deformed by a load during die bonding, a load in a resin sealing step, or the like and the shape of the projected section 10 a coincides with the shape of the region P 1 .
- the semiconductor chips 9 As a method of singulating the semiconductor chips 9 , so-called dicing before grinding for performing formation (dicing) of grooves using the blade 5 at step S 1 earlier than the grinding at step S 3 is explained above as an example. However, the semiconductor chips 9 can be singulated by so-called dicing after grinding for performing dicing after grinding.
- FIG. 15 is a side view of the application apparatus functioning as a semiconductor manufacturing apparatus.
- FIG. 16 is an arrow view taken along line D-D shown in FIG. 15 .
- a base 31 , a moving section 32 , a placing section 33 , a supporting section 34 , an ejecting section 35 , and the like are provided in an application apparatus 30 .
- the base 31 assumes a substantially rectangular parallelepiped shape. Legs 31 a are provided on the bottom surface of the base 31 . A base plate 31 b is provided on a surface on a side opposed to the bottom surface. Track rails 32 a , moving blocks 32 b , an attaching section 32 c , a driving section 32 d , and the like are provided in the moving section 32 .
- the track rails 32 a assume a substantially rectangular sectional shape and are provided on the upper surface of the base plate 31 b .
- the track rails 32 a extend in a longitudinal direction of the base plate 31 b as shown in FIG. 15 .
- the track rails 32 a are respectively provided on both end sides of the base 31 .
- the moving blocks 32 b assumes a substantially inverse U-shaped sectional shape and are attached to the track rails 32 a via a not-shown plurality of balls.
- the moving blocks 32 b can freely reciprocatingly move on the track rails 32 a while striding across the track rails 32 a .
- the attaching section 32 c assumes a flat plate shape and is provided on the upper surfaces of the moving blocks 32 b.
- a ball screw section 32 e , a nut section 32 f , a driving motor 32 g , and the like are provided in the driving section 32 d .
- the ball screw section 32 e is provided to extend in the longitudinal direction of the base plate 31 b as shown in FIG. 15 . Both ends of the ball screw section 32 e are rotatably attached to the base 31 .
- the nut section 32 f is provided on the lower surface of the attaching section 32 c as shown in FIG. 16 and is screwed with the ball screw section 32 e .
- a driving motor 32 g such as a servo motor is connected to one end of the ball screw section 32 e . Therefore, if the ball screw section 32 e is rotated by the driving motor 32 g , the attaching section 32 c is reciprocatingly driven in a direction of an arrow X shown in FIG. 15 .
- the placing section 33 An electrostatic chuck, a vacuum chuck, or the like not shown in the figure is incorporated in the placing section 33 .
- the semiconductor wafer 1 (the semiconductor chips 9 ) can be placed and held on a placing surface of the placing section 33 .
- a heating section 33 a such as a heater is incorporated in the placing section 33 .
- the placing section 33 can heat the adhesive applied to the semiconductor wafer 1 held on the placing section 33 .
- the heating section 33 a only has to be capable of heating the adhesive.
- the heating section 33 a can be a heating section that circulates a heating medium to perform heating.
- the heating section 33 a can be provided apart from the placing section 33 .
- an infrared heater or the like can be provided in a position where the infrared heater can irradiate the semiconductor wafer 1 held on the placing section 33 .
- the heating section heats the adhesive applied on the semiconductor wafer 1 and semi-hardens the adhesive.
- the supporting section 34 assumes a substantially inverse U-shape and is erected from the base plate 31 b to stride across the pair of track rails 32 a .
- An attaching section 34 b is provided to project from a beam section 34 a of the supporting section 34 .
- the ejecting section 35 is attached to the attaching section 34 b.
- the ejecting section 35 ejects the adhesive containing resin and a solvent to the semiconductor wafer 1 .
- the ejecting section 35 ejects the adhesive to the semiconductor wafer 1 according to an inkjet method.
- the inkjet method there are, for example, a “thermal type” for generating air bubbles through heating and ejecting liquid using a film boiling phenomenon and a “piezoelectric type” for ejecting liquid using bending displacement of piezoelectric elements. Any one of these types can be adopted.
- As the ejecting section 35 a known inkjet head that ejects ink according to the inkjet method can be adopted. Therefore, explanation of a detailed configuration of the ejecting section 35 is omitted.
- a storing section 35 a is connected to the ejecting section 35 via a pipe 35 b .
- the adhesive can be supplied to the ejecting section 35 .
- the adhesive having adjusted viscosity is stored in the storing section 35 a .
- the supply of the adhesive from the storing section 35 a to the ejecting section 35 can be performed using a position head or can be performed using liquid feeding means such as a pump.
- a control section 38 that controls ejection timing, an ejection amount, and the like from the ejecting section 35 is provided.
- the control section 38 changes a voltage applied to the piezoelectric elements and controls an operation amount of the piezoelectric elements to control the size of a droplet of the adhesive ejected from ejection nozzles opposed to the piezoelectric elements, i.e., an ejection amount of the adhesive. Therefore, the thickness of the adhesive deposited in a film shape can be set to thickness equal to or smaller than 1 micrometer.
- the control section 38 controls driving of the driving motor 32 g and ejection timing of the adhesive from the ejecting section 35 to apply the adhesive to a desired region on the semiconductor wafer 1 .
- the control section 38 causes, according to a computer program stored in the storing section 39 , the application apparatus to execute the application of the adhesive.
- a computer program stored in the storing section 39 information indicating ranges of the regions P 1 and P 2 and information indicating an ejection amount of the adhesive can be described.
- table information indicating the regions P 1 and P 2 and an ejection amount of the adhesive for forming the regions P 1 and P 2 can be stored in the storing section 39 .
- the control section 38 can read out necessary information from the storing section 39 according to a description of the computer program and control the driving motor 32 g and the ejecting section 35 .
- the bonding layer 10 is formed by semi-hardening the adhesive applied by the application apparatus 30 .
- the projected section 10 a having thickness larger than the thickness of the region P 2 can be formed by increasing an ejection amount of the adhesive or increasing the number of times of application.
- a method of forming the projected section 10 a can be collective formation for applying the adhesive for the entire bonding layer 10 including the projected section 10 a and then semi-hardening the adhesive to form the bonding layer 10 .
- the method of forming the projected section 10 a can be divided formation for applying the adhesive to the regions P 1 and P 2 at the thickness of the adhesive layer 10 in the region P 2 and semi-hardening the adhesive and then applying the adhesive to the region P 1 again and semi-hardening the adhesive to from the projected section 10 a.
- the projected section 10 a is formed in the region P 1 in the bonding layer 10 formed on the rear surface 1 b side of the semiconductor chip 9 , the thickness of the bonding layer 10 increases and the strength of the semiconductor chip 9 in the region P 1 is improved.
- the semiconductor chips 9 are stacked stepwise on the substrate 51 , because the region P 1 is not bonded to the lower semiconductor chip 9 , the strength tends to be low compared with the region P 2 .
- the semiconductor chips 9 are stacked stepwise on the substrate 51 , because improvement of the strength of the semiconductor chip 9 in the region P 1 is realized by the projected section 10 a , when the semiconductor chips 9 are stacked stepwise on the substrate 51 , deformation such as bending less easily occurs in the region P 1 .
- the projected section 10 a is in contact with the substrate 51 , when force acting toward the substrate 51 is applied to the region P 1 , the region P 1 can be supported by the bonding layer 10 (the projected section 10 a ). Therefore, it is possible to more surely suppress deformation such as bending from occurring in the semiconductor chip 9 .
- the projected section 10 a that fills a gap between the substrate 51 and the semiconductor chip 9 is collectively formed at the step of forming the bonding layer 10 . Therefore, man-hour can be reduced compared with man-hour required for stacking the semiconductor chip 9 on the substrate 51 and then closing the gap. Facilitation of work can also be realized.
- the thickness of the semiconductor chip 9 can be set substantially equal in the respective semiconductor chips 9 .
- the height of the semiconductor device can be reduced. Therefore, it is unnecessary to change, for each wafer, a condition for grinding the rear surface 1 b of the semiconductor wafer 1 (step S 3 ). Therefore, a manufacturing process can be simplified.
- the semiconductor device 50 can be manufactured only with chips singulated from the same wafer. As a result, a flexibility of selection of the semiconductor chip 9 can be improved.
- An electrode pad 40 is formed along one side in plan view on the surface of the semiconductor chip 9 .
- the electrode pad 40 is electrically connected, through wire bonding by a metal wire 41 , to a connection pad formed on the substrate 51 and the electrode pad 40 formed on the other semiconductor chip 9 .
- the electrode pad 40 is formed on the rear side of the region P 1 .
- improvement of the strength of the semiconductor chip 9 in the region P 1 is realized by the projected section 10 a formed in the bonding layer 10 . As a result, deformation of the semiconductor chip 9 less easily occurs even during the wire bonding.
- the application apparatus 30 that applies the adhesive according to the inkjet method is used, it is possible to variously set the shape of a region to which the adhesive is applied and application thickness and it is easy to form a complicated shape like the adhesive layer 10 in which the projected section 10 a is formed.
- FIG. 17 is a sectional view of a semiconductor device according to a first modification of the embodiment.
- the first modification when the semiconductor chip 9 is stacked on the substrate 51 , the projected section 10 a is formed at thickness for not setting the projected section 10 a in contact with the substrate 51 . Even when the projected section 10 a is not set in contact with the substrate 51 in this way, if a side surface of the projected section 10 a and a side surface of the lower semiconductor chip 9 are bonded, an area for absorbing impact applied during bonding increases. As a result, it is possible to realize improvement of the strength of the semiconductor chip 9 in the region P 1 using the thickness (the projected section 10 a ) of the bonding layer 10 .
- FIG. 18A is a sectional view of a semiconductor device according to a second modification of the embodiment.
- FIG. 19 is a diagram of a semiconductor chip included in the semiconductor device shown in FIG. 18A viewed from the rear surface side.
- the projected section 10 a is formed not over the entire region P 1 and is formed in a boundary section between the region P 1 and the region P 2 . In other words, the projected section 10 a does not need to be formed right under the electrode pad 40 .
- the projected section 10 a is in contact with a side surface of the lower stacked semiconductor chip 9 .
- Improvement of the strength of the semiconductor chip 9 can be realized by contact with the lower stacked semiconductor chip 9 and an increase in the thickness of the bonding layer 10 by the projected section 10 a . Because the projected section 10 a is formed not over the entire region P 1 , it is possible to suppress an amount of use of the adhesive and effectively utilize resources.
- the projected section 10 a can be formed at thickness for not setting the projected section 10 a in contact with the substrate 51 .
- FIG. 18B is a sectional view of a semiconductor device according to a third modification of the embodiment. As shown in FIG. 18B , it is also possible to combine the configurations shown in FIGS. 17 and 18A . With a structure shown in FIG. 18B , it is also possible to more surely suppress deformation such as bending from occurring in the semiconductor chip 9 .
- FIG. 20 is a sectional view of a semiconductor device according to a fourth modification of the embodiment.
- FIG. 21 is a diagram of a semiconductor chip included in the semiconductor device shown in FIG. 20 viewed from the rear surface side.
- the projected section 10 a is formed over substantially the entire region P 1 , the projected section 10 a is not formed in an outer edge section in plan view of the semiconductor chip 9 . In this way, the projected section 10 a is not formed in the outer edge section of the semiconductor chip 9 . This makes it easy to suppress, when the projected section 10 a is set in contact with the substrate 51 , the spread of the projected section 10 a to be smaller than a projection area of the region P 1 on the substrate 51 .
- FIG. 22 is a sectional view of a semiconductor device according to a fifth modification of the embodiment.
- FIG. 23 is a diagram of a semiconductor chip included in the semiconductor device shown in FIG. 22 viewed from the rear surface side.
- the projected section 10 a is formed not over the entire region P 1 .
- the projected section 10 a is formed along an edge in a position away from a boundary with the region P 2 among edges in plan view of the semiconductor chip 9 .
- the projected section 10 a is formed at thickness for setting the projected section 10 a in contact with the substrate 51 .
- the projected section 10 a is formed along the edge in the position away from the boundary with the region P 2 and the projected section 10 a is set in contact with the substrate 51 . Consequently, when force acting toward the substrate 51 side is applied to the region P 1 , it is possible to support the region P 1 with the projected section 10 a and suppress deformation of the semiconductor chip 9 . Further, it is possible to suppress an amount of use of the adhesive and effectively utilize resources.
- the projected section 10 a is desirably formed in a region right under the electrode pad 40 . As a result, it is possible to support the region P 1 with the projected section 10 a and effectively prevent deformation of the semiconductor chip 9 .
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Dicing (AREA)
- Die Bonding (AREA)
- Container, Conveyance, Adherence, Positioning, Of Wafer (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Abstract
Description
Claims (14)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2010-275988 | 2010-12-10 | ||
JP2010275988A JP5665511B2 (en) | 2010-12-10 | 2010-12-10 | Semiconductor device manufacturing method, manufacturing program, and manufacturing apparatus |
Publications (2)
Publication Number | Publication Date |
---|---|
US20120149151A1 US20120149151A1 (en) | 2012-06-14 |
US8691628B2 true US8691628B2 (en) | 2014-04-08 |
Family
ID=46199781
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US13/226,152 Active 2032-01-17 US8691628B2 (en) | 2010-12-10 | 2011-09-06 | Method of manufacturing semiconductor device, manufacturing program, and manufacturing apparatus |
Country Status (5)
Country | Link |
---|---|
US (1) | US8691628B2 (en) |
JP (1) | JP5665511B2 (en) |
KR (1) | KR101281276B1 (en) |
CN (1) | CN102543775B (en) |
TW (1) | TWI466196B (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190035705A1 (en) * | 2016-04-02 | 2019-01-31 | Intel Corporation | Semiconductor package with supported stacked die |
US10658350B2 (en) | 2018-02-05 | 2020-05-19 | Samsung Electronics Co., Ltd. | Semiconductor package |
US11227855B2 (en) | 2018-10-16 | 2022-01-18 | Samsung Electronics Co., Ltd. | Semiconductor package |
US11862603B2 (en) | 2019-11-27 | 2024-01-02 | Samsung Electronics Co., Ltd. | Semiconductor packages with chips partially embedded in adhesive |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5918664B2 (en) * | 2012-09-10 | 2016-05-18 | 株式会社東芝 | Manufacturing method of stacked semiconductor device |
KR20140081544A (en) * | 2012-12-21 | 2014-07-01 | 에스케이하이닉스 주식회사 | semiconductor chip having protrusion, stacked package of the same and method of fabricating stacked package |
JP6566703B2 (en) * | 2015-04-27 | 2019-08-28 | 株式会社ディスコ | Device chip manufacturing method |
US9741644B2 (en) | 2015-05-04 | 2017-08-22 | Honeywell International Inc. | Stacking arrangement for integration of multiple integrated circuits |
US10178786B2 (en) | 2015-05-04 | 2019-01-08 | Honeywell International Inc. | Circuit packages including modules that include at least one integrated circuit |
JP6410152B2 (en) * | 2015-09-11 | 2018-10-24 | 東芝メモリ株式会社 | Manufacturing method of semiconductor device |
EP3387882B1 (en) | 2015-12-07 | 2021-05-12 | Glo Ab | Laser lift-off on isolated iii-nitride light islands for inter-substrate led transfer |
JP2018085482A (en) * | 2016-11-25 | 2018-05-31 | 積水化学工業株式会社 | Divided semiconductor wafer with adhesive part and method for manufacturing semiconductor device |
JP2019161095A (en) * | 2018-03-15 | 2019-09-19 | 東芝メモリ株式会社 | Semiconductor device |
CN115621134B (en) * | 2022-12-16 | 2023-03-28 | 山东虹芯电子科技有限公司 | Wafer-level stacked multi-chip packaging method |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2002222914A (en) | 2001-01-26 | 2002-08-09 | Sony Corp | Semiconductor device and manufacturing method therefor |
US6565718B1 (en) * | 1999-04-14 | 2003-05-20 | Seagate Technology Llc | Magnetic recording medium with high density, thin dual carbon overcoats |
JP2005340415A (en) | 2004-05-26 | 2005-12-08 | Sony Corp | Semiconductor package and manufacturing method thereof |
JP2006066816A (en) | 2004-08-30 | 2006-03-09 | Toshiba Corp | Manufacturing method of semiconductor device, and the semiconductor device |
JP2008084972A (en) | 2006-09-26 | 2008-04-10 | Sekisui Chem Co Ltd | Semiconductor chip laminate and manufacturing method thereof |
US20080164618A1 (en) * | 2007-01-05 | 2008-07-10 | Stats Chippac, Inc. | Semiconductor package system with die carrier having mold flow restricting elements |
JP2008159607A (en) | 2006-12-20 | 2008-07-10 | Fujitsu Ltd | Semiconductor device, and its manufacturing method |
US20090140440A1 (en) * | 2007-11-30 | 2009-06-04 | Siliconware Precision Industries Co., Ltd. | Multi-chip stack structure and method for fabricating the same |
JP2009158739A (en) | 2007-12-27 | 2009-07-16 | Toshiba Corp | Semiconductor device and semiconductor memory device |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9014A (en) * | 1852-06-15 | William compton | ||
JPH05102209A (en) * | 1991-10-04 | 1993-04-23 | Seiko Epson Corp | Semiconductor device manufacturing equipment |
JP4076841B2 (en) * | 2002-11-07 | 2008-04-16 | シャープ株式会社 | Manufacturing method of semiconductor device |
JP2006310649A (en) * | 2005-04-28 | 2006-11-09 | Sharp Corp | Semiconductor device package and its manufacturing method |
US20070026573A1 (en) * | 2005-07-28 | 2007-02-01 | Aminuddin Ismail | Method of making a stacked die package |
JP5145732B2 (en) * | 2007-02-28 | 2013-02-20 | パナソニック株式会社 | Semiconductor module and card type information device |
KR20090127706A (en) * | 2008-06-09 | 2009-12-14 | 삼성전자주식회사 | Semiconductor package and method of forming the same |
JP2010040835A (en) * | 2008-08-06 | 2010-02-18 | Toshiba Corp | Manufacturing method of multilayer semiconductor device |
-
2010
- 2010-12-10 JP JP2010275988A patent/JP5665511B2/en active Active
-
2011
- 2011-08-29 TW TW100130957A patent/TWI466196B/en active
- 2011-09-06 US US13/226,152 patent/US8691628B2/en active Active
- 2011-09-15 KR KR20110093004A patent/KR101281276B1/en active IP Right Grant
- 2011-09-16 CN CN201110276346.0A patent/CN102543775B/en active Active
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6565718B1 (en) * | 1999-04-14 | 2003-05-20 | Seagate Technology Llc | Magnetic recording medium with high density, thin dual carbon overcoats |
JP2002222914A (en) | 2001-01-26 | 2002-08-09 | Sony Corp | Semiconductor device and manufacturing method therefor |
US6803646B2 (en) | 2001-01-26 | 2004-10-12 | Sony Corporation | Semiconductor device having first chip secured within resin layer and second chip secured on resin layer |
JP2005340415A (en) | 2004-05-26 | 2005-12-08 | Sony Corp | Semiconductor package and manufacturing method thereof |
JP2006066816A (en) | 2004-08-30 | 2006-03-09 | Toshiba Corp | Manufacturing method of semiconductor device, and the semiconductor device |
JP2008084972A (en) | 2006-09-26 | 2008-04-10 | Sekisui Chem Co Ltd | Semiconductor chip laminate and manufacturing method thereof |
JP2008159607A (en) | 2006-12-20 | 2008-07-10 | Fujitsu Ltd | Semiconductor device, and its manufacturing method |
US7906852B2 (en) | 2006-12-20 | 2011-03-15 | Fujitsu Semiconductor Limited | Semiconductor device and manufacturing method of the same |
US20080164618A1 (en) * | 2007-01-05 | 2008-07-10 | Stats Chippac, Inc. | Semiconductor package system with die carrier having mold flow restricting elements |
US20090140440A1 (en) * | 2007-11-30 | 2009-06-04 | Siliconware Precision Industries Co., Ltd. | Multi-chip stack structure and method for fabricating the same |
JP2009158739A (en) | 2007-12-27 | 2009-07-16 | Toshiba Corp | Semiconductor device and semiconductor memory device |
Non-Patent Citations (2)
Title |
---|
Office Action issued Oct. 17, 2012 in Korean Application No. 10-2011-93004 (With English Translation). |
U.S. Appl. No. 13/091,682, filed Apr. 21, 2011, Yasuo Tane, et al. |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20190035705A1 (en) * | 2016-04-02 | 2019-01-31 | Intel Corporation | Semiconductor package with supported stacked die |
US10796975B2 (en) * | 2016-04-02 | 2020-10-06 | Intel Corporation | Semiconductor package with supported stacked die |
US10658350B2 (en) | 2018-02-05 | 2020-05-19 | Samsung Electronics Co., Ltd. | Semiconductor package |
US11227855B2 (en) | 2018-10-16 | 2022-01-18 | Samsung Electronics Co., Ltd. | Semiconductor package |
US20220102315A1 (en) * | 2018-10-16 | 2022-03-31 | Samsung Electronics Co., Ltd. | Semiconductor package |
US11862603B2 (en) | 2019-11-27 | 2024-01-02 | Samsung Electronics Co., Ltd. | Semiconductor packages with chips partially embedded in adhesive |
Also Published As
Publication number | Publication date |
---|---|
JP5665511B2 (en) | 2015-02-04 |
TW201225189A (en) | 2012-06-16 |
KR101281276B1 (en) | 2013-07-03 |
TWI466196B (en) | 2014-12-21 |
KR20120065222A (en) | 2012-06-20 |
JP2012124423A (en) | 2012-06-28 |
US20120149151A1 (en) | 2012-06-14 |
CN102543775A (en) | 2012-07-04 |
CN102543775B (en) | 2015-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8691628B2 (en) | Method of manufacturing semiconductor device, manufacturing program, and manufacturing apparatus | |
KR100979472B1 (en) | Bonding apparatus, and bonding method | |
KR101242402B1 (en) | Die bonder incorporating dual-head dispenser | |
CN102246298A (en) | Semiconductor die interconnect formed by aerosol application of electrically conductive material | |
KR101963025B1 (en) | A fan out semiconductor device including a plurality of semiconductor die | |
TWI377629B (en) | Package method for flip chip | |
TW200938031A (en) | Electronic component with wire bonds in low modulus fill encapsulant | |
US10896901B2 (en) | Method of manufacturing semiconductor device, and mounting device | |
CN110914962A (en) | Package device and method for manufacturing semiconductor device | |
JP5658983B2 (en) | Manufacturing method of semiconductor device | |
US20170120596A1 (en) | Printed circuit board fluid ejection apparatus | |
JP2003170590A (en) | Liquid ejection head and its manufacturing method | |
TW201234465A (en) | Method for manufacturing semiconductor chips and semiconductor apparatus | |
TWI514543B (en) | Semiconductor die interconnect formed by aerosol application of electrically conductive material | |
TWI479551B (en) | Manufacturing method of semiconductor device | |
JP2010283204A (en) | Method of manufacturing semiconductor device | |
JP2005166936A (en) | Method of forming die | |
JP2005166938A (en) | Die bonding material forming device | |
US20230207403A1 (en) | Methods and apparatus for using epoxy-based or ink-based spacer to support large die in semiconductor devices | |
US9006029B2 (en) | Method for manufacturing semiconductor devices | |
KR20120060129A (en) | Method for manufacturing a semiconductor device and recording medium storing program for manufacturing the semiconductor device | |
US20230282594A1 (en) | Semiconductor wafer and semiconductor dies formed therefrom including grooves along long edges of the semiconductor dies | |
JP2015176893A (en) | Semiconductor device and method of manufacturing the same | |
CN113964177A (en) | Semiconductor wafer thinned by stealth laser irradiation | |
JP2004175037A (en) | Inkjet head and method for manufacturing the same |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TANE, YASUO;KATAMURA, YUKIO;YOSHIMURA, ATSUSHI;AND OTHERS;REEL/FRAME:026861/0441 Effective date: 20110818 |
|
STCF | Information on status: patent grant |
Free format text: PATENTED CASE |
|
FEPP | Fee payment procedure |
Free format text: PAYOR NUMBER ASSIGNED (ORIGINAL EVENT CODE: ASPN); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY |
|
AS | Assignment |
Owner name: TOSHIBA MEMORY CORPORATION, JAPAN Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KABUSHIKI KAISHA TOSHIBA;REEL/FRAME:043709/0035 Effective date: 20170706 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 4TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1551) Year of fee payment: 4 |
|
AS | Assignment |
Owner name: TOSHIBA MEMORY CORPORATION, JAPAN Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:K.K. PANGEA;REEL/FRAME:055669/0401 Effective date: 20180801 Owner name: KIOXIA CORPORATION, JAPAN Free format text: CHANGE OF NAME AND ADDRESS;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055669/0001 Effective date: 20191001 Owner name: K.K. PANGEA, JAPAN Free format text: MERGER;ASSIGNOR:TOSHIBA MEMORY CORPORATION;REEL/FRAME:055659/0471 Effective date: 20180801 |
|
MAFP | Maintenance fee payment |
Free format text: PAYMENT OF MAINTENANCE FEE, 8TH YEAR, LARGE ENTITY (ORIGINAL EVENT CODE: M1552); ENTITY STATUS OF PATENT OWNER: LARGE ENTITY Year of fee payment: 8 |